OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] - Rev 672

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4627d 02h /openrisc/trunk/orpsocv2/boards/
652 Fix make compile.tcl for actel backend yannv 4635d 09h /openrisc/trunk/orpsocv2/boards/
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4681d 19h /openrisc/trunk/orpsocv2/boards/
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4686d 19h /openrisc/trunk/orpsocv2/boards/
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4739d 12h /openrisc/trunk/orpsocv2/boards/
563 Search for external cores in <board>/modules path olof 4752d 01h /openrisc/trunk/orpsocv2/boards/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.
julius 4760d 00h /openrisc/trunk/orpsocv2/boards/
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4777d 13h /openrisc/trunk/orpsocv2/boards/
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4783d 03h /openrisc/trunk/orpsocv2/boards/
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4806d 13h /openrisc/trunk/orpsocv2/boards/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4850d 00h /openrisc/trunk/orpsocv2/boards/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4852d 04h /openrisc/trunk/orpsocv2/boards/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4853d 07h /openrisc/trunk/orpsocv2/boards/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4854d 00h /openrisc/trunk/orpsocv2/boards/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4856d 11h /openrisc/trunk/orpsocv2/boards/
492 ORPSoC VPI interface for modelsim and documentation update julius 4870d 11h /openrisc/trunk/orpsocv2/boards/
486 ORPSoC updates, mainly software, i2c driver julius 4883d 09h /openrisc/trunk/orpsocv2/boards/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4887d 13h /openrisc/trunk/orpsocv2/boards/
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 4904d 18h /openrisc/trunk/orpsocv2/boards/
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 4905d 17h /openrisc/trunk/orpsocv2/boards/
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 4907d 09h /openrisc/trunk/orpsocv2/boards/
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4908d 13h /openrisc/trunk/orpsocv2/boards/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4913d 14h /openrisc/trunk/orpsocv2/boards/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.