OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] - Rev 1015

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1015 Host type was not recognized. simons 8025d 03h /or1k/branches/stable_0_1_x/
1014 added _JBLEN definition for or1k ivang 8025d 16h /or1k/branches/stable_0_1_x/
1013 ORP architecture supported. simons 8025d 18h /or1k/branches/stable_0_1_x/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8026d 11h /or1k/branches/stable_0_1_x/
1010 Import ivang 8030d 14h /or1k/branches/stable_0_1_x/
1009 Import ivang 8030d 15h /or1k/branches/stable_0_1_x/
1008 Import ivang 8030d 15h /or1k/branches/stable_0_1_x/
1007 Import ivang 8030d 15h /or1k/branches/stable_0_1_x/
1006 Import ivang 8030d 15h /or1k/branches/stable_0_1_x/
1005 Import ivang 8030d 16h /or1k/branches/stable_0_1_x/
1004 Now every ramdisk image should have init program. simons 8031d 00h /or1k/branches/stable_0_1_x/
1003 cuc temporary files are deleted upon exiting markom 8031d 00h /or1k/branches/stable_0_1_x/
1002 Now every ramdisk image should have init program. simons 8031d 00h /or1k/branches/stable_0_1_x/
1001 fixed load/store state machine verilog generation errors markom 8031d 00h /or1k/branches/stable_0_1_x/
1000 IC/DC cache enable routines fixed. simons 8031d 01h /or1k/branches/stable_0_1_x/
999 Now every ramdisk image should have init program. simons 8031d 02h /or1k/branches/stable_0_1_x/
998 added missing fout initialization markom 8031d 03h /or1k/branches/stable_0_1_x/
997 PRINTF should be used instead of printf; command redirection repaired markom 8031d 04h /or1k/branches/stable_0_1_x/
996 some minor bugs fixed markom 8032d 03h /or1k/branches/stable_0_1_x/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8032d 11h /or1k/branches/stable_0_1_x/
993 Fixed IMMU bug. lampret 8032d 11h /or1k/branches/stable_0_1_x/
992 A bug when cache enabled and bus error comes fixed. simons 8032d 20h /or1k/branches/stable_0_1_x/
991 Different memory controller. simons 8032d 20h /or1k/branches/stable_0_1_x/
990 Test is now complete. simons 8032d 20h /or1k/branches/stable_0_1_x/
989 c++ is making problems so, for now, it is excluded. simons 8034d 04h /or1k/branches/stable_0_1_x/
988 ORP architecture supported. simons 8034d 19h /or1k/branches/stable_0_1_x/
987 ORP architecture supported. simons 8035d 03h /or1k/branches/stable_0_1_x/
986 outputs out of function are not registered anymore markom 8035d 03h /or1k/branches/stable_0_1_x/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8035d 15h /or1k/branches/stable_0_1_x/
984 Disable SB until it is tested lampret 8035d 15h /or1k/branches/stable_0_1_x/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.