OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5572d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1378 aclocal && autoconf && automake phoenix 7045d 21h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7060d 23h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1354 typing fixes phoenix 7061d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1353 Modularise simulator command parsing nogj 7062d 15h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1352 Optimise execution history tracking nogj 7062d 15h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7062d 16h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1346 Remove the global op structure nogj 7075d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1345 Fix out-of-tree builds nogj 7075d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7075d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1343 * Fix warnings in insnset.c and execute.c nogj 7075d 20h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7075d 20h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7075d 20h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7091d 18h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1324 memory access functions fixes phoenix 7173d 11h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7174d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7177d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7179d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1316 added a warning phoenix 7197d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7197d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1309 removed includes phoenix 7264d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1308 Gyorgy Jeney: extensive cleanup phoenix 7267d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1303 compile fix regarding lf.itof.s, lf.itof.d phoenix 7284d 22h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1302 compile fix (remove const) phoenix 7285d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7289d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1290 added more operands phoenix 7328d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1286 Changed desciption of the l.cust5 insns lampret 7338d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1285 Changed desciption of the l.cust5 insns lampret 7338d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1263 simprintf now uses stack vargs -- same as printf markom 7383d 00h /or1k/branches/stable_0_1_x/or1ksim/cpu/
1256 page size is 8192 on or32 phoenix 7423d 13h /or1k/branches/stable_0_1_x/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.