OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [insight/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5567d 03h /or1k/branches/stable_0_2_x/insight/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6714d 07h /or1k/branches/stable_0_2_x/insight/
1605 Execute l.ff1 instruction nogj 6775d 08h /or1k/branches/stable_0_2_x/insight/
1597 Fix parsing the destination register nogj 6787d 10h /or1k/branches/stable_0_2_x/insight/
1590 Added l.fl1 lampret 6790d 07h /or1k/branches/stable_0_2_x/insight/
1557 Fix most warnings issued by gcc4 nogj 6849d 17h /or1k/branches/stable_0_2_x/insight/
1554 fixed l.maci encoding phoenix 6867d 04h /or1k/branches/stable_0_2_x/insight/
1552 Update most config.guess and config.sub scripts. robertmh 6895d 06h /or1k/branches/stable_0_2_x/insight/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6980d 07h /or1k/branches/stable_0_2_x/insight/
1452 Implement a dynamic recompiler to speed up the execution nogj 7007d 10h /or1k/branches/stable_0_2_x/insight/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7007d 10h /or1k/branches/stable_0_2_x/insight/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7007d 10h /or1k/branches/stable_0_2_x/insight/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7022d 14h /or1k/branches/stable_0_2_x/insight/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7057d 08h /or1k/branches/stable_0_2_x/insight/
1346 Remove the global op structure nogj 7070d 12h /or1k/branches/stable_0_2_x/insight/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7070d 12h /or1k/branches/stable_0_2_x/insight/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7070d 13h /or1k/branches/stable_0_2_x/insight/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7070d 13h /or1k/branches/stable_0_2_x/insight/
1338 l.ff1 instruction added andreje 7086d 10h /or1k/branches/stable_0_2_x/insight/
1333 gcc 3.4 compile fix phoenix 7101d 11h /or1k/branches/stable_0_2_x/insight/
1309 removed includes phoenix 7259d 06h /or1k/branches/stable_0_2_x/insight/
1308 Gyorgy Jeney: extensive cleanup phoenix 7262d 03h /or1k/branches/stable_0_2_x/insight/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7284d 03h /or1k/branches/stable_0_2_x/insight/
1286 Changed desciption of the l.cust5 insns lampret 7333d 06h /or1k/branches/stable_0_2_x/insight/
1285 Changed desciption of the l.cust5 insns lampret 7333d 06h /or1k/branches/stable_0_2_x/insight/
1256 page size is 8192 on or32 phoenix 7418d 06h /or1k/branches/stable_0_2_x/insight/
1169 Added support for l.addc instruction. csanchez 7646d 07h /or1k/branches/stable_0_2_x/insight/
1152 *** empty log message *** phoenix 7726d 10h /or1k/branches/stable_0_2_x/insight/
1149 *** empty log message *** phoenix 7726d 23h /or1k/branches/stable_0_2_x/insight/
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.		 sfurman 7729d 06h /or1k/branches/stable_0_2_x/insight/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.