OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_34/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8696d 17h /or1k/tags/nog_patch_34/
67 Added simulator "application load". lampret 8696d 17h /or1k/tags/nog_patch_34/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8696d 17h /or1k/tags/nog_patch_34/
65 Added DMMU stats. lampret 8696d 17h /or1k/tags/nog_patch_34/
64 SPR bit definition moved to spr_defs.h. lampret 8696d 17h /or1k/tags/nog_patch_34/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8696d 17h /or1k/tags/nog_patch_34/
62 OR1K DMMU model. lampret 8696d 17h /or1k/tags/nog_patch_34/
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.
joel 8711d 12h /or1k/tags/nog_patch_34/
60 Memory model changed. lampret 8731d 20h /or1k/tags/nog_patch_34/
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.
joel 8732d 08h /or1k/tags/nog_patch_34/
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.
joel 8738d 06h /or1k/tags/nog_patch_34/
55 Added 'dv' command for dumping memory as verilog model. lampret 8747d 17h /or1k/tags/nog_patch_34/
54 Regular maintenance. lampret 8747d 17h /or1k/tags/nog_patch_34/
53 Added setjmp/longjmp. lampret 8752d 17h /or1k/tags/nog_patch_34/
52 Comment character changed. lampret 8808d 13h /or1k/tags/nog_patch_34/
51 Exception detection changed a bit. lampret 8808d 13h /or1k/tags/nog_patch_34/
50 Added CURINSN macro. lampret 8808d 13h /or1k/tags/nog_patch_34/
49 Changed simulation mode to non-virtual (real). lampret 8808d 13h /or1k/tags/nog_patch_34/
48 Added CCR. lampret 8808d 13h /or1k/tags/nog_patch_34/
47 Added interrupt recognition and better memory dump. lampret 8808d 13h /or1k/tags/nog_patch_34/
46 Added srand(). lampret 8808d 13h /or1k/tags/nog_patch_34/
45 Added NONE. lampret 8808d 13h /or1k/tags/nog_patch_34/
44 %s bug fixed. lampret 8813d 19h /or1k/tags/nog_patch_34/
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8818d 22h /or1k/tags/nog_patch_34/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8818d 22h /or1k/tags/nog_patch_34/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8819d 19h /or1k/tags/nog_patch_34/
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.
lampret 8819d 23h /or1k/tags/nog_patch_34/
38 Virtual machine at the moment. lampret 8820d 01h /or1k/tags/nog_patch_34/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8820d 01h /or1k/tags/nog_patch_34/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8820d 01h /or1k/tags/nog_patch_34/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.