OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_35/] [or1ksim/] - Rev 227

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
227 Fixed include paths and switched to printf()'s instead of report()'s erez 8297d 21h /or1k/tags/nog_patch_35/or1ksim/
226 added missing support files markom 8297d 23h /or1k/tags/nog_patch_35/or1ksim/
225 Reran autoheader erez 8297d 23h /or1k/tags/nog_patch_35/or1ksim/
224 added various tests markom 8298d 01h /or1k/tags/nog_patch_35/or1ksim/
223 reran automake and autoconf markom 8298d 01h /or1k/tags/nog_patch_35/or1ksim/
222 added uos to new testbench markom 8298d 01h /or1k/tags/nog_patch_35/or1ksim/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8298d 01h /or1k/tags/nog_patch_35/or1ksim/
214 Removed redundant "long long" checks erez 8318d 01h /or1k/tags/nog_patch_35/or1ksim/
213 Added test5 for DMA erez 8318d 02h /or1k/tags/nog_patch_35/or1ksim/
212 Added DMA erez 8318d 02h /or1k/tags/nog_patch_35/or1ksim/
211 Added check for "long long" erez 8318d 02h /or1k/tags/nog_patch_35/or1ksim/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8325d 04h /or1k/tags/nog_patch_35/or1ksim/
204 Added function prototypes to stop gcc from complaining erez 8331d 23h /or1k/tags/nog_patch_35/or1ksim/
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8338d 20h /or1k/tags/nog_patch_35/or1ksim/
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8338d 20h /or1k/tags/nog_patch_35/or1ksim/
198 Moved from testbench.old simons 8344d 15h /or1k/tags/nog_patch_35/or1ksim/
197 This is not used any more. simons 8344d 15h /or1k/tags/nog_patch_35/or1ksim/
196 Configuration SPRs added. simons 8344d 16h /or1k/tags/nog_patch_35/or1ksim/
195 New test added. simons 8344d 16h /or1k/tags/nog_patch_35/or1ksim/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8345d 00h /or1k/tags/nog_patch_35/or1ksim/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8345d 09h /or1k/tags/nog_patch_35/or1ksim/
191 Added UART jitter var to sim config chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
190 Added jitter initialization chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
189 fixed mode handling for tick facility chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
188 fixed PIC interrupt controller chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
187 minor change to clear pending exception chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
186 major change to UART structure chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
185 major change to UART code chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
184 modified decode for trace debugging chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/
183 changed special case for PICSR chris 8346d 06h /or1k/tags/nog_patch_35/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.