OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_39/] - Rev 1121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1121 Ignore generated files sfurman 7813d 01h /or1k/tags/nog_patch_39/
1120 Fix my dumb automake bustage sfurman 7813d 01h /or1k/tags/nog_patch_39/
1119 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.		 sfurman 7813d 21h /or1k/tags/nog_patch_39/
1118 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.		 sfurman 7813d 21h /or1k/tags/nog_patch_39/
1117 Ignore generated files for CVS purposes sfurman 7813d 21h /or1k/tags/nog_patch_39/
1116 There was a bug in the simulator's UART implementation that caused the
UART's LSR register to become corrupted. This was due to an
assumption that 'char' is an unsigned type, but that is not true on
all platforms.

When the char type is signed and a character is read in the range
0x80-0xff, the high bit is sign-extended into the upper bits of an
entry in the receive FIFO. When the character reaches the head of the
FIFO, the upper bits of the FIFO entry are OR'ed into the LSR, causing
the LSR to be set to 0xFF.

A simple cast fixes the problem.		 sfurman 7813d 22h /or1k/tags/nog_patch_39/
1115 Fix stack-walking code in or1k_frame_chain() and or1k_skip_prologue()
to expect the function prologue that or32 gcc currently emits, rather
than a previous incarnation of the or1k ABI.		 sfurman 7829d 20h /or1k/tags/nog_patch_39/
1114 Added cvs log keywords lampret 7844d 16h /or1k/tags/nog_patch_39/
1113 Typos by Maria Bolado lampret 7844d 17h /or1k/tags/nog_patch_39/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7850d 17h /or1k/tags/nog_patch_39/
1111 Small fix for path of tth binary. lampret 7859d 23h /or1k/tags/nog_patch_39/
1110 Re-generated. lampret 7860d 00h /or1k/tags/nog_patch_39/
1109 Temp files should rather not be in the cvs repository. lampret 7860d 00h /or1k/tags/nog_patch_39/
1108 Errors fixed. lampret 7860d 00h /or1k/tags/nog_patch_39/
1107 Updatded and improved formatting. lampret 7860d 00h /or1k/tags/nog_patch_39/
1106 Cache invalidate bug fixed again (it was ok before). simons 7894d 04h /or1k/tags/nog_patch_39/
1105 Added WB b3 signals lampret 7895d 11h /or1k/tags/nog_patch_39/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7895d 11h /or1k/tags/nog_patch_39/
1103 sync problem in cuc not yet fixed markom 7900d 06h /or1k/tags/nog_patch_39/
1102 few cuc bug fixes markom 7900d 06h /or1k/tags/nog_patch_39/
1101 cuc now compiles markom 7900d 08h /or1k/tags/nog_patch_39/
1100 cvs problem fixed markom 7900d 09h /or1k/tags/nog_patch_39/
1099 cvs bug fixed markom 7900d 09h /or1k/tags/nog_patch_39/
1098 small bug in cuc fixed markom 7900d 09h /or1k/tags/nog_patch_39/
1097 Cache invalidate bug fixed. simons 7900d 23h /or1k/tags/nog_patch_39/
1096 An example of SW and RTL regression log because many people asked for. lampret 7906d 20h /or1k/tags/nog_patch_39/
1095 eval_reg replaced with the new evalsim_reg32 lampret 7907d 17h /or1k/tags/nog_patch_39/
1094 sys/time.h might not be available for or1k target lampret 7907d 18h /or1k/tags/nog_patch_39/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7907d 18h /or1k/tags/nog_patch_39/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7907d 18h /or1k/tags/nog_patch_39/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.