OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] - Rev 798

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8142d 01h /or1k/tags/nog_patch_42/
797 Changed hardcoded address for fake MC to use a define. lampret 8142d 02h /or1k/tags/nog_patch_42/
796 Removed unused ports wb_clki and wb_rst_i lampret 8142d 02h /or1k/tags/nog_patch_42/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8142d 06h /or1k/tags/nog_patch_42/
794 Added again just recently removed full_case directive lampret 8142d 06h /or1k/tags/nog_patch_42/
793 Added synthesis off/on for timescale.v included file. lampret 8142d 06h /or1k/tags/nog_patch_42/
792 Fixed port names that changed. lampret 8142d 06h /or1k/tags/nog_patch_42/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8142d 06h /or1k/tags/nog_patch_42/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8142d 06h /or1k/tags/nog_patch_42/
789 Added response from memory controller (addr 0x60000000) lampret 8142d 07h /or1k/tags/nog_patch_42/
788 Some of the warnings fixed. lampret 8142d 08h /or1k/tags/nog_patch_42/
787 Added romfs.tgz lampret 8143d 02h /or1k/tags/nog_patch_42/
786 Moved UCF constraint file to the backend directory. lampret 8143d 02h /or1k/tags/nog_patch_42/
785 Added XSV specific documentation. lampret 8143d 02h /or1k/tags/nog_patch_42/
784 Added soem missing files. lampret 8143d 02h /or1k/tags/nog_patch_42/
783 Added sim directory and sub files/dirs. lampret 8143d 02h /or1k/tags/nog_patch_42/
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8143d 02h /or1k/tags/nog_patch_42/
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8143d 02h /or1k/tags/nog_patch_42/
780 Added libraries. lampret 8143d 03h /or1k/tags/nog_patch_42/
779 Added bench directory lampret 8143d 03h /or1k/tags/nog_patch_42/
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8143d 03h /or1k/tags/nog_patch_42/
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8143d 04h /or1k/tags/nog_patch_42/
776 Updated defines. lampret 8143d 04h /or1k/tags/nog_patch_42/
775 Optimized cache controller FSM. lampret 8143d 04h /or1k/tags/nog_patch_42/
774 Removed old files. lampret 8143d 04h /or1k/tags/nog_patch_42/
773 Changing directory structure ... lampret 8143d 05h /or1k/tags/nog_patch_42/
772 Changing directory structure ... lampret 8143d 05h /or1k/tags/nog_patch_42/
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8144d 04h /or1k/tags/nog_patch_42/
770 Maze application added. Mouse driver changed. simons 8144d 22h /or1k/tags/nog_patch_42/
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8145d 02h /or1k/tags/nog_patch_42/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.