OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu/] - Rev 292

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 Added TT and PIC SPRs to the status (info command) lampret 8286d 01h /or1k/tags/nog_patch_42/or1ksim/cpu/
270 some speedups, when debug module is disabled markom 8287d 19h /or1k/tags/nog_patch_42/or1ksim/cpu/
269 added labels; corrected false if clause, preventing to fill iqueue markom 8287d 19h /or1k/tags/nog_patch_42/or1ksim/cpu/
264 updated cpu config section; added sim config section markom 8290d 12h /or1k/tags/nog_patch_42/or1ksim/cpu/
263 configure for cpu; modified command line options markom 8290d 13h /or1k/tags/nog_patch_42/or1ksim/cpu/
262 small bug in build_automata fixed; configure for memory markom 8290d 14h /or1k/tags/nog_patch_42/or1ksim/cpu/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8290d 17h /or1k/tags/nog_patch_42/or1ksim/cpu/
255 mtspr() now correctly sets value to register erez 8292d 12h /or1k/tags/nog_patch_42/or1ksim/cpu/
254 Made error report more verbose erez 8292d 12h /or1k/tags/nog_patch_42/or1ksim/cpu/
251 "Granularity" bugfix erez 8292d 13h /or1k/tags/nog_patch_42/or1ksim/cpu/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8294d 23h /or1k/tags/nog_patch_42/or1ksim/cpu/
245 Initial revision cvs 8294d 23h /or1k/tags/nog_patch_42/or1ksim/cpu/
244 removed some ugly absolete code from parse.c markom 8297d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/
242 removed GlobalMode markom 8297d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/
239 added enviroment configuration script parser markom 8298d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/
235 memory areas now have a "granularity"
also switched dma to GNU coding
erez 8299d 06h /or1k/tags/nog_patch_42/or1ksim/cpu/
232 Now checks getentry() returns valid result erez 8299d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8299d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8299d 16h /or1k/tags/nog_patch_42/or1ksim/cpu/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8326d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8340d 10h /or1k/tags/nog_patch_42/or1ksim/cpu/
196 Configuration SPRs added. simons 8346d 06h /or1k/tags/nog_patch_42/or1ksim/cpu/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8347d 00h /or1k/tags/nog_patch_42/or1ksim/cpu/
184 modified decode for trace debugging chris 8347d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/
183 changed special case for PICSR chris 8347d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/
182 updated exception handling procedures chris 8347d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8368d 16h /or1k/tags/nog_patch_42/or1ksim/cpu/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8370d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8376d 12h /or1k/tags/nog_patch_42/or1ksim/cpu/
153 Writes to SPR_PC are now enabled chris 8418d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.