OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_45/] - Rev 75

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8662d 05h /or1k/tags/nog_patch_45/
74 Same as DMMU. lampret 8669d 05h /or1k/tags/nog_patch_45/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8669d 05h /or1k/tags/nog_patch_45/
72 Added 'how to build GNU tools' lampret 8674d 06h /or1k/tags/nog_patch_45/
71 Clean two typos. lampret 8679d 07h /or1k/tags/nog_patch_45/
70 Basic setjmp/longjmp are ready. lampret 8679d 07h /or1k/tags/nog_patch_45/
69 Sim debug. lampret 8681d 05h /or1k/tags/nog_patch_45/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8681d 05h /or1k/tags/nog_patch_45/
67 Added simulator "application load". lampret 8681d 05h /or1k/tags/nog_patch_45/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8681d 05h /or1k/tags/nog_patch_45/
65 Added DMMU stats. lampret 8681d 05h /or1k/tags/nog_patch_45/
64 SPR bit definition moved to spr_defs.h. lampret 8681d 05h /or1k/tags/nog_patch_45/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8681d 05h /or1k/tags/nog_patch_45/
62 OR1K DMMU model. lampret 8681d 05h /or1k/tags/nog_patch_45/
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8696d 00h /or1k/tags/nog_patch_45/
60 Memory model changed. lampret 8716d 08h /or1k/tags/nog_patch_45/
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8716d 20h /or1k/tags/nog_patch_45/
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8722d 18h /or1k/tags/nog_patch_45/
55 Added 'dv' command for dumping memory as verilog model. lampret 8732d 05h /or1k/tags/nog_patch_45/
54 Regular maintenance. lampret 8732d 05h /or1k/tags/nog_patch_45/
53 Added setjmp/longjmp. lampret 8737d 05h /or1k/tags/nog_patch_45/
52 Comment character changed. lampret 8793d 01h /or1k/tags/nog_patch_45/
51 Exception detection changed a bit. lampret 8793d 01h /or1k/tags/nog_patch_45/
50 Added CURINSN macro. lampret 8793d 01h /or1k/tags/nog_patch_45/
49 Changed simulation mode to non-virtual (real). lampret 8793d 01h /or1k/tags/nog_patch_45/
48 Added CCR. lampret 8793d 01h /or1k/tags/nog_patch_45/
47 Added interrupt recognition and better memory dump. lampret 8793d 01h /or1k/tags/nog_patch_45/
46 Added srand(). lampret 8793d 01h /or1k/tags/nog_patch_45/
45 Added NONE. lampret 8793d 01h /or1k/tags/nog_patch_45/
44 %s bug fixed. lampret 8798d 07h /or1k/tags/nog_patch_45/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.