OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_46/] [or1ksim/] [cpu/] [common/] - Rev 1244

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7462d 11h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7466d 22h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
1218 segfault when there is no memory context fix phoenix 7515d 01h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
1150 remove unneded include phoenix 7759d 11h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
1117 Ignore generated files for CVS purposes sfurman 7803d 03h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
1061 ELF sym loading improved markom 7943d 12h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
1049 Added "breaks" command that prints all set breakpoints. ivang 7970d 09h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
997 PRINTF should be used instead of printf; command redirection repaired markom 7991d 17h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
992 A bug when cache enabled and bus error comes fixed. simons 7993d 09h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
970 Testbench is now running on ORP architecture platform. simons 7999d 04h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
897 improved CUC GUI; pre/unroll bugs fixed markom 8028d 09h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
884 code cleaning - a lot of global variables moved to runtime struct markom 8035d 15h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8036d 10h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
882 Routine for adjusting read and write delay for devices added. simons 8038d 13h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
877 ata beta release rherveille 8043d 03h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
860 Added delayr and delayw variable initialization (default value 1) ivang 8083d 04h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8096d 16h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
819 Physical address bug fixed. simons 8124d 11h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
815 Elf support added. simons 8125d 05h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
808 Elf support added. simons 8125d 16h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
807 sched files moved to support dir markom 8126d 18h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
728 tick timer works with scheduler markom 8160d 15h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
720 single floating point support added markom 8161d 16h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8163d 17h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
703 small optimizations to dissasemble markom 8168d 16h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
702 Initial coding of ethernet simulator model finished. ivang 8168d 17h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
694 immediate stats added markom 8175d 17h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
692 stats data is now initialized; should fix some problems with caches, etc markom 8175d 18h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
638 TLBTR CI bit is now working properly. simons 8194d 05h /or1k/tags/nog_patch_46/or1ksim/cpu/common/
631 Real cache access is simulated now. simons 8197d 04h /or1k/tags/nog_patch_46/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.