OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [or1k/] - Rev 479

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8228d 23h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
464 Some small bugs fixed. simons 8229d 15h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
458 Align, bus error and range exception fixed. simons 8230d 15h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
450 Exceptions are allways enabled. simons 8234d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
447 ITLBMR register bit fields set in order. simons 8235d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
446 ITLBMR register bit fields set in order. simons 8235d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
437 When lsu instruction produce exception registers are preserved. simons 8235d 23h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
397 removed or16 architecture markom 8250d 01h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
381 number display is more strict with 0x prefix with hex numbers markom 8251d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
378 cleanup in testbench; pc divided into ppc and npc markom 8251d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
377 cleanup in testbench; pc divided into ppc and npc markom 8251d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8252d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8264d 02h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
309 more tests run; added cfg capabilities for tests markom 8269d 22h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
292 Added TT and PIC SPRs to the status (info command) lampret 8271d 11h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8276d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
255 mtspr() now correctly sets value to register erez 8277d 23h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
254 Made error report more verbose erez 8277d 23h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
242 removed GlobalMode markom 8283d 05h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8285d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
196 Configuration SPRs added. simons 8331d 17h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8332d 10h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
183 changed special case for PICSR chris 8333d 07h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
182 updated exception handling procedures chris 8333d 07h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8354d 03h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8356d 07h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8361d 23h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
153 Writes to SPR_PC are now enabled chris 8404d 06h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
152 Breakpoint exceptions from single step are not printed now. chris 8404d 06h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/
141 Added l_trap() chris 8406d 01h /or1k/tags/nog_patch_47/or1ksim/cpu/or1k/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.