OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] - Rev 999

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
999 Now every ramdisk image should have init program. simons 8026d 10h /or1k/tags/nog_patch_49/
998 added missing fout initialization markom 8026d 11h /or1k/tags/nog_patch_49/
997 PRINTF should be used instead of printf; command redirection repaired markom 8026d 12h /or1k/tags/nog_patch_49/
996 some minor bugs fixed markom 8027d 11h /or1k/tags/nog_patch_49/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8027d 18h /or1k/tags/nog_patch_49/
993 Fixed IMMU bug. lampret 8027d 18h /or1k/tags/nog_patch_49/
992 A bug when cache enabled and bus error comes fixed. simons 8028d 04h /or1k/tags/nog_patch_49/
991 Different memory controller. simons 8028d 04h /or1k/tags/nog_patch_49/
990 Test is now complete. simons 8028d 04h /or1k/tags/nog_patch_49/
989 c++ is making problems so, for now, it is excluded. simons 8029d 12h /or1k/tags/nog_patch_49/
988 ORP architecture supported. simons 8030d 03h /or1k/tags/nog_patch_49/
987 ORP architecture supported. simons 8030d 10h /or1k/tags/nog_patch_49/
986 outputs out of function are not registered anymore markom 8030d 11h /or1k/tags/nog_patch_49/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8030d 23h /or1k/tags/nog_patch_49/
984 Disable SB until it is tested lampret 8030d 23h /or1k/tags/nog_patch_49/
983 First checkin lampret 8031d 01h /or1k/tags/nog_patch_49/
982 Moved to sim/bin lampret 8031d 01h /or1k/tags/nog_patch_49/
981 First checkin. lampret 8031d 01h /or1k/tags/nog_patch_49/
980 Removed sim.tcl that shouldn't be here. lampret 8031d 01h /or1k/tags/nog_patch_49/
979 Removed old test case binaries. lampret 8031d 01h /or1k/tags/nog_patch_49/
978 Added variable delay for SRAM. lampret 8031d 01h /or1k/tags/nog_patch_49/
977 Added store buffer. lampret 8031d 01h /or1k/tags/nog_patch_49/
976 Added store buffer lampret 8031d 01h /or1k/tags/nog_patch_49/
975 First checkin lampret 8031d 01h /or1k/tags/nog_patch_49/
974 Enabled what works on or1ksim and disabled other tests. lampret 8031d 03h /or1k/tags/nog_patch_49/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8033d 07h /or1k/tags/nog_patch_49/
972 Interrupt suorces fixed. simons 8033d 07h /or1k/tags/nog_patch_49/
971 Now even keyboard test passes. simons 8033d 10h /or1k/tags/nog_patch_49/
970 Testbench is now running on ORP architecture platform. simons 8033d 23h /or1k/tags/nog_patch_49/
969 Checking in except directory. lampret 8034d 15h /or1k/tags/nog_patch_49/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.