OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] - Rev 411

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
411 acv uart testsuite now works (without modem test) markom 8287d 02h /or1k/tags/nog_patch_52/
410 MMU test added. simons 8287d 20h /or1k/tags/nog_patch_52/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8288d 02h /or1k/tags/nog_patch_52/
408 Fixed errant rx_bd_num erez 8288d 22h /or1k/tags/nog_patch_52/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8289d 01h /or1k/tags/nog_patch_52/
405 Stepping trough l.jal and l.jalr fixed. simons 8290d 02h /or1k/tags/nog_patch_52/
404 is_delayed() is used outside this file. simons 8290d 02h /or1k/tags/nog_patch_52/
403 Prompt changed because ddd requires (gdb). simons 8290d 02h /or1k/tags/nog_patch_52/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8290d 07h /or1k/tags/nog_patch_52/
401 *** empty log message *** simons 8293d 17h /or1k/tags/nog_patch_52/
400 force_dslot_fetch does not work - allways zero. simons 8293d 17h /or1k/tags/nog_patch_52/
399 Trap insn couses break after exits ex_insn. simons 8293d 17h /or1k/tags/nog_patch_52/
398 added register field defines ivang 8295d 22h /or1k/tags/nog_patch_52/
397 removed or16 architecture markom 8296d 00h /or1k/tags/nog_patch_52/
396 added missing file markom 8296d 02h /or1k/tags/nog_patch_52/
395 removed obsolete dependency and history from cpu section markom 8296d 04h /or1k/tags/nog_patch_52/
394 dependency joined with dependstats; history moved to sim section markom 8296d 05h /or1k/tags/nog_patch_52/
393 messages: exception on many places changed to abort markom 8296d 05h /or1k/tags/nog_patch_52/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8296d 13h /or1k/tags/nog_patch_52/
390 Changed instantiation name of VS RAMs. lampret 8296d 15h /or1k/tags/nog_patch_52/
389 Changed default delay for load and store in superscalar cpu. lampret 8296d 15h /or1k/tags/nog_patch_52/
388 Added comments for cpu section. lampret 8296d 15h /or1k/tags/nog_patch_52/
387 Now FPGA and ASIC target are separate. lampret 8296d 16h /or1k/tags/nog_patch_52/
386 Fixed VS RAM instantiation - again. lampret 8296d 16h /or1k/tags/nog_patch_52/
385 check testbench now modified to work with new report output markom 8296d 22h /or1k/tags/nog_patch_52/
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8297d 00h /or1k/tags/nog_patch_52/
383 modified simmem.cfg structure! ADD markom 8297d 00h /or1k/tags/nog_patch_52/
382 bitmask function bug fixed markom 8297d 01h /or1k/tags/nog_patch_52/
381 number display is more strict with 0x prefix with hex numbers markom 8297d 01h /or1k/tags/nog_patch_52/
380 all tests pass check markom 8297d 02h /or1k/tags/nog_patch_52/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.