OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cpu/] - Rev 1375

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7108d 06h /or1k/tags/nog_patch_52/or1ksim/cpu/
1362 initialise dev_mem->chip_select in register_memory nogj 7108d 06h /or1k/tags/nog_patch_52/or1ksim/cpu/
1359 Pass private data in readfunc/writefunc callbacks nogj 7108d 06h /or1k/tags/nog_patch_52/or1ksim/cpu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7108d 06h /or1k/tags/nog_patch_52/or1ksim/cpu/
1354 typing fixes phoenix 7116d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/
1353 Modularise simulator command parsing nogj 7117d 09h /or1k/tags/nog_patch_52/or1ksim/cpu/
1352 Optimise execution history tracking nogj 7117d 09h /or1k/tags/nog_patch_52/or1ksim/cpu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7117d 10h /or1k/tags/nog_patch_52/or1ksim/cpu/
1346 Remove the global op structure nogj 7130d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1345 Fix out-of-tree builds nogj 7130d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7130d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1343 * Fix warnings in insnset.c and execute.c nogj 7130d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7130d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7130d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7146d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/
1324 memory access functions fixes phoenix 7228d 05h /or1k/tags/nog_patch_52/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7229d 11h /or1k/tags/nog_patch_52/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7232d 04h /or1k/tags/nog_patch_52/or1ksim/cpu/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7234d 04h /or1k/tags/nog_patch_52/or1ksim/cpu/
1316 added a warning phoenix 7252d 02h /or1k/tags/nog_patch_52/or1ksim/cpu/
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7252d 02h /or1k/tags/nog_patch_52/or1ksim/cpu/
1309 removed includes phoenix 7319d 07h /or1k/tags/nog_patch_52/or1ksim/cpu/
1308 Gyorgy Jeney: extensive cleanup phoenix 7322d 04h /or1k/tags/nog_patch_52/or1ksim/cpu/
1303 compile fix regarding lf.itof.s, lf.itof.d phoenix 7339d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/
1302 compile fix (remove const) phoenix 7340d 02h /or1k/tags/nog_patch_52/or1ksim/cpu/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7344d 04h /or1k/tags/nog_patch_52/or1ksim/cpu/
1290 added more operands phoenix 7383d 04h /or1k/tags/nog_patch_52/or1ksim/cpu/
1286 Changed desciption of the l.cust5 insns lampret 7393d 07h /or1k/tags/nog_patch_52/or1ksim/cpu/
1285 Changed desciption of the l.cust5 insns lampret 7393d 07h /or1k/tags/nog_patch_52/or1ksim/cpu/
1263 simprintf now uses stack vargs -- same as printf markom 7437d 18h /or1k/tags/nog_patch_52/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.