OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cpu/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5581d 07h /or1k/tags/nog_patch_52/or1ksim/cpu/
1429 This commit was manufactured by cvs2svn to create tag 'nog_patch_52'. 7021d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7021d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7021d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1402 Do what dc_clock() did in mtspr() and remove it nogj 7021d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1398 Correct incorrect calls to eval_direct8 nogj 7021d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1386 Rework exception handling nogj 7027d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7036d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7036d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/
1376 aclocal && autoconf && automake phoenix 7055d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7062d 08h /or1k/tags/nog_patch_52/or1ksim/cpu/
1362 initialise dev_mem->chip_select in register_memory nogj 7062d 09h /or1k/tags/nog_patch_52/or1ksim/cpu/
1359 Pass private data in readfunc/writefunc callbacks nogj 7062d 09h /or1k/tags/nog_patch_52/or1ksim/cpu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7062d 09h /or1k/tags/nog_patch_52/or1ksim/cpu/
1354 typing fixes phoenix 7070d 15h /or1k/tags/nog_patch_52/or1ksim/cpu/
1353 Modularise simulator command parsing nogj 7071d 11h /or1k/tags/nog_patch_52/or1ksim/cpu/
1352 Optimise execution history tracking nogj 7071d 11h /or1k/tags/nog_patch_52/or1ksim/cpu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7071d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/
1346 Remove the global op structure nogj 7084d 15h /or1k/tags/nog_patch_52/or1ksim/cpu/
1345 Fix out-of-tree builds nogj 7084d 15h /or1k/tags/nog_patch_52/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7084d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/
1343 * Fix warnings in insnset.c and execute.c nogj 7084d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7084d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7084d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7100d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1324 memory access functions fixes phoenix 7182d 07h /or1k/tags/nog_patch_52/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7183d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7186d 06h /or1k/tags/nog_patch_52/or1ksim/cpu/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7188d 07h /or1k/tags/nog_patch_52/or1ksim/cpu/
1316 added a warning phoenix 7206d 04h /or1k/tags/nog_patch_52/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.