OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [support/] - Rev 1350

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7093d 20h /or1k/tags/nog_patch_52/or1ksim/support/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7107d 00h /or1k/tags/nog_patch_52/or1ksim/support/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7210d 15h /or1k/tags/nog_patch_52/or1ksim/support/
1315 missing declaration when defined STACK_ARGS phoenix 7228d 13h /or1k/tags/nog_patch_52/or1ksim/support/
1308 Gyorgy Jeney: extensive cleanup phoenix 7298d 15h /or1k/tags/nog_patch_52/or1ksim/support/
1265 simprintf now uses stack vargs -- same as printf markom 7413d 23h /or1k/tags/nog_patch_52/or1ksim/support/
1249 Downgrading back to automake-1.4 lampret 7463d 15h /or1k/tags/nog_patch_52/or1ksim/support/
1117 Ignore generated files for CVS purposes sfurman 7806d 15h /or1k/tags/nog_patch_52/or1ksim/support/
1095 eval_reg replaced with the new evalsim_reg32 lampret 7900d 10h /or1k/tags/nog_patch_52/or1ksim/support/
997 PRINTF should be used instead of printf; command redirection repaired markom 7995d 05h /or1k/tags/nog_patch_52/or1ksim/support/
970 Testbench is now running on ORP architecture platform. simons 8002d 16h /or1k/tags/nog_patch_52/or1ksim/support/
884 code cleaning - a lot of global variables moved to runtime struct markom 8039d 04h /or1k/tags/nog_patch_52/or1ksim/support/
876 Beta release of ATA simulation rherveille 8046d 15h /or1k/tags/nog_patch_52/or1ksim/support/
823 Added configuration parameter for specifying stdout file filename. ivang 8123d 00h /or1k/tags/nog_patch_52/or1ksim/support/
821 ugly bug with duplicate redefined i removed markom 8125d 00h /or1k/tags/nog_patch_52/or1ksim/support/
807 sched files moved to support dir markom 8130d 06h /or1k/tags/nog_patch_52/or1ksim/support/
704 exe_logs now print also l.nop 3 printfs markom 8172d 02h /or1k/tags/nog_patch_52/or1ksim/support/
547 memory profiler added markom 8221d 05h /or1k/tags/nog_patch_52/or1ksim/support/
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8223d 05h /or1k/tags/nog_patch_52/or1ksim/support/
517 some performance optimizations markom 8226d 00h /or1k/tags/nog_patch_52/or1ksim/support/
515 uart test updated; simprintf updated markom 8226d 04h /or1k/tags/nog_patch_52/or1ksim/support/
500 Added .cvsignore files for annoying generated files erez 8228d 04h /or1k/tags/nog_patch_52/or1ksim/support/
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8240d 01h /or1k/tags/nog_patch_52/or1ksim/support/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8277d 03h /or1k/tags/nog_patch_52/or1ksim/support/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8289d 04h /or1k/tags/nog_patch_52/or1ksim/support/
260 Replaced some 8-bit memory access with 32-bit erez 8290d 18h /or1k/tags/nog_patch_52/or1ksim/support/
237 Added some checks about memory entries erez 8297d 17h /or1k/tags/nog_patch_52/or1ksim/support/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8298d 03h /or1k/tags/nog_patch_52/or1ksim/support/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8369d 08h /or1k/tags/nog_patch_52/or1ksim/support/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8422d 05h /or1k/tags/nog_patch_52/or1ksim/support/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.