OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_57/] - Rev 208

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
208 Initial checkin with working port to or1k chris 8355d 01h /or1k/tags/nog_patch_57/
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8355d 05h /or1k/tags/nog_patch_57/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8355d 05h /or1k/tags/nog_patch_57/
205 Adding debug capabilities. Half done. lampret 8359d 09h /or1k/tags/nog_patch_57/
204 Added function prototypes to stop gcc from complaining erez 8362d 00h /or1k/tags/nog_patch_57/
203 Updated from xess branch. lampret 8363d 14h /or1k/tags/nog_patch_57/
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8368d 21h /or1k/tags/nog_patch_57/
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8368d 21h /or1k/tags/nog_patch_57/
200 Initial import simons 8372d 04h /or1k/tags/nog_patch_57/
199 Initial import simons 8372d 06h /or1k/tags/nog_patch_57/
198 Moved from testbench.old simons 8374d 17h /or1k/tags/nog_patch_57/
197 This is not used any more. simons 8374d 17h /or1k/tags/nog_patch_57/
196 Configuration SPRs added. simons 8374d 17h /or1k/tags/nog_patch_57/
195 New test added. simons 8374d 17h /or1k/tags/nog_patch_57/
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8375d 01h /or1k/tags/nog_patch_57/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8375d 01h /or1k/tags/nog_patch_57/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8375d 10h /or1k/tags/nog_patch_57/
191 Added UART jitter var to sim config chris 8376d 07h /or1k/tags/nog_patch_57/
190 Added jitter initialization chris 8376d 07h /or1k/tags/nog_patch_57/
189 fixed mode handling for tick facility chris 8376d 07h /or1k/tags/nog_patch_57/
188 fixed PIC interrupt controller chris 8376d 07h /or1k/tags/nog_patch_57/
187 minor change to clear pending exception chris 8376d 07h /or1k/tags/nog_patch_57/
186 major change to UART structure chris 8376d 07h /or1k/tags/nog_patch_57/
185 major change to UART code chris 8376d 07h /or1k/tags/nog_patch_57/
184 modified decode for trace debugging chris 8376d 07h /or1k/tags/nog_patch_57/
183 changed special case for PICSR chris 8376d 07h /or1k/tags/nog_patch_57/
182 updated exception handling procedures chris 8376d 07h /or1k/tags/nog_patch_57/
181 Added trace/stall commands chris 8376d 07h /or1k/tags/nog_patch_57/
180 Updated debug. lampret 8376d 13h /or1k/tags/nog_patch_57/
179 Sim run script lampret 8396d 05h /or1k/tags/nog_patch_57/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.