OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] - Rev 999

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
999 Now every ramdisk image should have init program. simons 7998d 04h /or1k/tags/nog_patch_61/
998 added missing fout initialization markom 7998d 05h /or1k/tags/nog_patch_61/
997 PRINTF should be used instead of printf; command redirection repaired markom 7998d 06h /or1k/tags/nog_patch_61/
996 some minor bugs fixed markom 7999d 05h /or1k/tags/nog_patch_61/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7999d 13h /or1k/tags/nog_patch_61/
993 Fixed IMMU bug. lampret 7999d 13h /or1k/tags/nog_patch_61/
992 A bug when cache enabled and bus error comes fixed. simons 7999d 22h /or1k/tags/nog_patch_61/
991 Different memory controller. simons 7999d 22h /or1k/tags/nog_patch_61/
990 Test is now complete. simons 7999d 22h /or1k/tags/nog_patch_61/
989 c++ is making problems so, for now, it is excluded. simons 8001d 06h /or1k/tags/nog_patch_61/
988 ORP architecture supported. simons 8001d 21h /or1k/tags/nog_patch_61/
987 ORP architecture supported. simons 8002d 05h /or1k/tags/nog_patch_61/
986 outputs out of function are not registered anymore markom 8002d 05h /or1k/tags/nog_patch_61/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8002d 17h /or1k/tags/nog_patch_61/
984 Disable SB until it is tested lampret 8002d 17h /or1k/tags/nog_patch_61/
983 First checkin lampret 8002d 19h /or1k/tags/nog_patch_61/
982 Moved to sim/bin lampret 8002d 19h /or1k/tags/nog_patch_61/
981 First checkin. lampret 8002d 19h /or1k/tags/nog_patch_61/
980 Removed sim.tcl that shouldn't be here. lampret 8002d 19h /or1k/tags/nog_patch_61/
979 Removed old test case binaries. lampret 8002d 19h /or1k/tags/nog_patch_61/
978 Added variable delay for SRAM. lampret 8002d 19h /or1k/tags/nog_patch_61/
977 Added store buffer. lampret 8002d 19h /or1k/tags/nog_patch_61/
976 Added store buffer lampret 8002d 19h /or1k/tags/nog_patch_61/
975 First checkin lampret 8002d 19h /or1k/tags/nog_patch_61/
974 Enabled what works on or1ksim and disabled other tests. lampret 8002d 21h /or1k/tags/nog_patch_61/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8005d 01h /or1k/tags/nog_patch_61/
972 Interrupt suorces fixed. simons 8005d 02h /or1k/tags/nog_patch_61/
971 Now even keyboard test passes. simons 8005d 04h /or1k/tags/nog_patch_61/
970 Testbench is now running on ORP architecture platform. simons 8005d 17h /or1k/tags/nog_patch_61/
969 Checking in except directory. lampret 8006d 09h /or1k/tags/nog_patch_61/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.