OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] - Rev 1249

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1249 Downgrading back to automake-1.4 lampret 7448d 03h /or1k/tags/nog_patch_61/or1ksim/
1245 Correct typo. hpanther 7450d 11h /or1k/tags/nog_patch_61/or1ksim/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7450d 12h /or1k/tags/nog_patch_61/or1ksim/
1243 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7450d 12h /or1k/tags/nog_patch_61/or1ksim/
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7450d 12h /or1k/tags/nog_patch_61/or1ksim/
1241 make it work with MMU enabled phoenix 7454d 22h /or1k/tags/nog_patch_61/or1ksim/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7454d 22h /or1k/tags/nog_patch_61/or1ksim/
1222 cfmakeraw is not avaliable on cygwin phoenix 7479d 00h /or1k/tags/nog_patch_61/or1ksim/
1218 segfault when there is no memory context fix phoenix 7503d 01h /or1k/tags/nog_patch_61/or1ksim/
1205 fix for gdb_debug config phoenix 7517d 11h /or1k/tags/nog_patch_61/or1ksim/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7534d 22h /or1k/tags/nog_patch_61/or1ksim/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7534d 23h /or1k/tags/nog_patch_61/or1ksim/
1202 at exception print insn number to ease debugging phoenix 7534d 23h /or1k/tags/nog_patch_61/or1ksim/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7563d 19h /or1k/tags/nog_patch_61/or1ksim/
1198 make it compile on RH 8,9 phoenix 7589d 10h /or1k/tags/nog_patch_61/or1ksim/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7594d 16h /or1k/tags/nog_patch_61/or1ksim/
1178 avoid another immu exception that should not happen phoenix 7656d 00h /or1k/tags/nog_patch_61/or1ksim/
1177 more informative output phoenix 7657d 07h /or1k/tags/nog_patch_61/or1ksim/
1174 fix for immu exceptions that never should have happened phoenix 7659d 02h /or1k/tags/nog_patch_61/or1ksim/
1170 Added support for l.addc instruction. csanchez 7667d 06h /or1k/tags/nog_patch_61/or1ksim/
1169 Added support for l.addc instruction. csanchez 7667d 07h /or1k/tags/nog_patch_61/or1ksim/
1165 timeout bug fixed; contribution by Carlos markom 7689d 10h /or1k/tags/nog_patch_61/or1ksim/
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7746d 19h /or1k/tags/nog_patch_61/or1ksim/
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7747d 06h /or1k/tags/nog_patch_61/or1ksim/
1151 *** empty log message *** phoenix 7747d 10h /or1k/tags/nog_patch_61/or1ksim/
1150 remove unneded include phoenix 7747d 11h /or1k/tags/nog_patch_61/or1ksim/
1148 *** empty log message *** phoenix 7747d 23h /or1k/tags/nog_patch_61/or1ksim/
1147 remove unneeded include phoenix 7747d 23h /or1k/tags/nog_patch_61/or1ksim/
1146 cygwin fix phoenix 7747d 23h /or1k/tags/nog_patch_61/or1ksim/
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7748d 00h /or1k/tags/nog_patch_61/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.