OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_62/] - Rev 816

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
816 memory/flash copy/boot; default src_addr; dhry added; memmove added; tftp.c moved to load.c markom 8129d 06h /or1k/tags/nog_patch_62/
815 Elf support added. simons 8129d 20h /or1k/tags/nog_patch_62/
814 flash driver added markom 8130d 03h /or1k/tags/nog_patch_62/
813 elf support added markom 8130d 03h /or1k/tags/nog_patch_62/
812 new number parsing, ip parsing markom 8130d 03h /or1k/tags/nog_patch_62/
810 This commit was generated by cvs2svn to compensate for changes in r809,
which included commits to RCS files with non-trunk default branches.		 simons 8130d 06h /or1k/tags/nog_patch_62/
808 Elf support added. simons 8130d 06h /or1k/tags/nog_patch_62/
807 sched files moved to support dir markom 8131d 09h /or1k/tags/nog_patch_62/
806 uart now partially uses scheduler markom 8131d 09h /or1k/tags/nog_patch_62/
805 kbd, fb, vga devices now uses scheduler markom 8131d 10h /or1k/tags/nog_patch_62/
804 memory regions can now overlap with MC -- not according to MC spec markom 8132d 04h /or1k/tags/nog_patch_62/
803 Free irq handler fixed. simons 8134d 21h /or1k/tags/nog_patch_62/
802 Cache and tick timer tests fixed. simons 8136d 08h /or1k/tags/nog_patch_62/
801 l.muli instruction added markom 8138d 04h /or1k/tags/nog_patch_62/
800 Bug fixed. simons 8139d 01h /or1k/tags/nog_patch_62/
799 Wrapping around 512k boundary to simulate real hw. simons 8142d 19h /or1k/tags/nog_patch_62/
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8142d 19h /or1k/tags/nog_patch_62/
797 Changed hardcoded address for fake MC to use a define. lampret 8142d 20h /or1k/tags/nog_patch_62/
796 Removed unused ports wb_clki and wb_rst_i lampret 8142d 20h /or1k/tags/nog_patch_62/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8143d 00h /or1k/tags/nog_patch_62/
794 Added again just recently removed full_case directive lampret 8143d 00h /or1k/tags/nog_patch_62/
793 Added synthesis off/on for timescale.v included file. lampret 8143d 00h /or1k/tags/nog_patch_62/
792 Fixed port names that changed. lampret 8143d 00h /or1k/tags/nog_patch_62/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8143d 00h /or1k/tags/nog_patch_62/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8143d 00h /or1k/tags/nog_patch_62/
789 Added response from memory controller (addr 0x60000000) lampret 8143d 01h /or1k/tags/nog_patch_62/
788 Some of the warnings fixed. lampret 8143d 02h /or1k/tags/nog_patch_62/
787 Added romfs.tgz lampret 8143d 20h /or1k/tags/nog_patch_62/
786 Moved UCF constraint file to the backend directory. lampret 8143d 20h /or1k/tags/nog_patch_62/
785 Added XSV specific documentation. lampret 8143d 20h /or1k/tags/nog_patch_62/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.