OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_62/] [or1ksim/] [cpu/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Breakpoint exceptions from single step are not printed now. chris 8417d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
144 Modifications necessary for functional gdb interface chris 8419d 02h /or1k/tags/nog_patch_62/or1ksim/cpu/
142 Modifications for a functional gdb environment chris 8419d 02h /or1k/tags/nog_patch_62/or1ksim/cpu/
141 Added l_trap() chris 8419d 02h /or1k/tags/nog_patch_62/or1ksim/cpu/
139 Modifications for functional gdb chris 8419d 02h /or1k/tags/nog_patch_62/or1ksim/cpu/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8422d 05h /or1k/tags/nog_patch_62/or1ksim/cpu/
137 Added TRAP exception chris 8423d 04h /or1k/tags/nog_patch_62/or1ksim/cpu/
134 *** empty log message *** markom 8425d 04h /or1k/tags/nog_patch_62/or1ksim/cpu/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8425d 04h /or1k/tags/nog_patch_62/or1ksim/cpu/
129 Added code to inject insn from Debug Unit DIR chris 8426d 02h /or1k/tags/nog_patch_62/or1ksim/cpu/
128 Added code to check debug unit after an exception chris 8426d 03h /or1k/tags/nog_patch_62/or1ksim/cpu/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8432d 01h /or1k/tags/nog_patch_62/or1ksim/cpu/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 09h /or1k/tags/nog_patch_62/or1ksim/cpu/
99 *** empty log message *** lampret 8472d 10h /or1k/tags/nog_patch_62/or1ksim/cpu/
98 Return value register is now r9. lampret 8472d 10h /or1k/tags/nog_patch_62/or1ksim/cpu/
90 Added tick timer. lampret 8502d 17h /or1k/tags/nog_patch_62/or1ksim/cpu/
83 Updates. lampret 8504d 01h /or1k/tags/nog_patch_62/or1ksim/cpu/
82 Changed pctemp to pcnext. lampret 8504d 01h /or1k/tags/nog_patch_62/or1ksim/cpu/
77 Regular update. lampret 8657d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8676d 06h /or1k/tags/nog_patch_62/or1ksim/cpu/
67 Added simulator "application load". lampret 8676d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8676d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
65 Added DMMU stats. lampret 8676d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
64 SPR bit definition moved to spr_defs.h. lampret 8676d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8676d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
54 Regular maintenance. lampret 8727d 07h /or1k/tags/nog_patch_62/or1ksim/cpu/
52 Comment character changed. lampret 8788d 03h /or1k/tags/nog_patch_62/or1ksim/cpu/
51 Exception detection changed a bit. lampret 8788d 03h /or1k/tags/nog_patch_62/or1ksim/cpu/
50 Added CURINSN macro. lampret 8788d 03h /or1k/tags/nog_patch_62/or1ksim/cpu/
49 Changed simulation mode to non-virtual (real). lampret 8788d 03h /or1k/tags/nog_patch_62/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.