OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_64/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8709d 06h /or1k/tags/nog_patch_64/
67 Added simulator "application load". lampret 8709d 06h /or1k/tags/nog_patch_64/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8709d 06h /or1k/tags/nog_patch_64/
65 Added DMMU stats. lampret 8709d 06h /or1k/tags/nog_patch_64/
64 SPR bit definition moved to spr_defs.h. lampret 8709d 06h /or1k/tags/nog_patch_64/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8709d 06h /or1k/tags/nog_patch_64/
62 OR1K DMMU model. lampret 8709d 06h /or1k/tags/nog_patch_64/
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.
joel 8724d 00h /or1k/tags/nog_patch_64/
60 Memory model changed. lampret 8744d 09h /or1k/tags/nog_patch_64/
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.
joel 8744d 20h /or1k/tags/nog_patch_64/
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.
joel 8750d 18h /or1k/tags/nog_patch_64/
55 Added 'dv' command for dumping memory as verilog model. lampret 8760d 06h /or1k/tags/nog_patch_64/
54 Regular maintenance. lampret 8760d 06h /or1k/tags/nog_patch_64/
53 Added setjmp/longjmp. lampret 8765d 06h /or1k/tags/nog_patch_64/
52 Comment character changed. lampret 8821d 02h /or1k/tags/nog_patch_64/
51 Exception detection changed a bit. lampret 8821d 02h /or1k/tags/nog_patch_64/
50 Added CURINSN macro. lampret 8821d 02h /or1k/tags/nog_patch_64/
49 Changed simulation mode to non-virtual (real). lampret 8821d 02h /or1k/tags/nog_patch_64/
48 Added CCR. lampret 8821d 02h /or1k/tags/nog_patch_64/
47 Added interrupt recognition and better memory dump. lampret 8821d 02h /or1k/tags/nog_patch_64/
46 Added srand(). lampret 8821d 02h /or1k/tags/nog_patch_64/
45 Added NONE. lampret 8821d 02h /or1k/tags/nog_patch_64/
44 %s bug fixed. lampret 8826d 07h /or1k/tags/nog_patch_64/
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8831d 10h /or1k/tags/nog_patch_64/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8831d 10h /or1k/tags/nog_patch_64/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8832d 08h /or1k/tags/nog_patch_64/
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.
lampret 8832d 12h /or1k/tags/nog_patch_64/
38 Virtual machine at the moment. lampret 8832d 13h /or1k/tags/nog_patch_64/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8832d 13h /or1k/tags/nog_patch_64/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8832d 13h /or1k/tags/nog_patch_64/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.