OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_66/] [gen_or1k_isa/] [sources/] [opcode/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5603d 17h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1458 This commit was manufactured by cvs2svn to create tag 'nog_patch_66'. 7043d 23h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1452 Implement a dynamic recompiler to speed up the execution nogj 7043d 23h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7043d 23h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7059d 03h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7093d 22h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1346 Remove the global op structure nogj 7107d 01h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7107d 02h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7107d 02h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1338 l.ff1 instruction added andreje 7123d 00h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1309 removed includes phoenix 7295d 19h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1308 Gyorgy Jeney: extensive cleanup phoenix 7298d 16h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7320d 16h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1286 Changed desciption of the l.cust5 insns lampret 7369d 19h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1285 Changed desciption of the l.cust5 insns lampret 7369d 19h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1169 Added support for l.addc instruction. csanchez 7682d 20h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1114 Added cvs log keywords lampret 7837d 12h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
1034 Fixed encoding for l.div/l.divu. lampret 7979d 13h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8044d 23h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
801 l.muli instruction added markom 8137d 02h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
722 floating point registers are obsolete; GPRs should be used instead markom 8165d 02h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
720 single floating point support added markom 8165d 06h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
717 some minor improvements markom 8165d 08h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
714 do_stats introduced for faster no-stats execution markom 8167d 03h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
709 eval_operands is now being generated markom 8170d 09h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8171d 01h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
703 small optimizations to dissasemble markom 8172d 06h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
676 update of shared files markom 8184d 02h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
671 wrong version was restored markom 8184d 06h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/
662 GNU binutils merge. ivang 8188d 04h /or1k/tags/nog_patch_66/gen_or1k_isa/sources/opcode/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.