OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_70/] - Rev 626

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
626 store buffer added markom 8237d 04h /or1k/tags/nog_patch_70/
625 Bus error bug fixed. Cache routines added. simons 8237d 20h /or1k/tags/nog_patch_70/
624 Added logging of writes/read to/from SPR registers. ivang 8237d 20h /or1k/tags/nog_patch_70/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8237d 22h /or1k/tags/nog_patch_70/
622 Cache test works on hardware. simons 8238d 02h /or1k/tags/nog_patch_70/
621 Cache test works on hardware. simons 8238d 03h /or1k/tags/nog_patch_70/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8238d 03h /or1k/tags/nog_patch_70/
619 all test pass, after newest changes markom 8238d 03h /or1k/tags/nog_patch_70/
618 Fixed display of new 'void' nop insns. lampret 8238d 12h /or1k/tags/nog_patch_70/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8238d 12h /or1k/tags/nog_patch_70/
616 flags test added markom 8240d 22h /or1k/tags/nog_patch_70/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8240d 22h /or1k/tags/nog_patch_70/
614 Changed to support new debug if. simons 8241d 05h /or1k/tags/nog_patch_70/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8242d 02h /or1k/tags/nog_patch_70/
612 Tick timer period extended to meet real timing. simons 8242d 03h /or1k/tags/nog_patch_70/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8243d 05h /or1k/tags/nog_patch_70/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8243d 05h /or1k/tags/nog_patch_70/
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8243d 05h /or1k/tags/nog_patch_70/
608 Range exception removed from test. simons 8244d 01h /or1k/tags/nog_patch_70/
607 single step steps just one instruction ^c bug fixed markom 8244d 01h /or1k/tags/nog_patch_70/
606 raw register range bug fixed; acv_uart test passes markom 8245d 01h /or1k/tags/nog_patch_70/
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8245d 01h /or1k/tags/nog_patch_70/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8245d 02h /or1k/tags/nog_patch_70/
603 fixed bfd markom 8245d 04h /or1k/tags/nog_patch_70/
602 Renamed targets. Switched off debug. lampret 8246d 02h /or1k/tags/nog_patch_70/
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8246d 13h /or1k/tags/nog_patch_70/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8246d 14h /or1k/tags/nog_patch_70/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8246d 14h /or1k/tags/nog_patch_70/
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8246d 23h /or1k/tags/nog_patch_70/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8246d 23h /or1k/tags/nog_patch_70/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.