OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_70/] [or1ksim/] [peripheral/] - Rev 371

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8319d 18h /or1k/tags/nog_patch_70/or1ksim/peripheral/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8324d 20h /or1k/tags/nog_patch_70/or1ksim/peripheral/
355 uart VAPI model improved; changes to MC and eth. markom 8325d 17h /or1k/tags/nog_patch_70/or1ksim/peripheral/
347 Added CRC32 calculation to Ethernet erez 8331d 13h /or1k/tags/nog_patch_70/or1ksim/peripheral/
346 Improved Ethernet simulation erez 8331d 14h /or1k/tags/nog_patch_70/or1ksim/peripheral/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8331d 17h /or1k/tags/nog_patch_70/or1ksim/peripheral/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8332d 17h /or1k/tags/nog_patch_70/or1ksim/peripheral/
336 VAPI works markom 8333d 13h /or1k/tags/nog_patch_70/or1ksim/peripheral/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8333d 20h /or1k/tags/nog_patch_70/or1ksim/peripheral/
324 added initial ethernet RX simulation (very simple for now) erez 8335d 06h /or1k/tags/nog_patch_70/or1ksim/peripheral/
307 ignore reset if ethernet is disabled markom 8337d 16h /or1k/tags/nog_patch_70/or1ksim/peripheral/
293 added draft VAPI files; added verbose option to sim section markom 8338d 21h /or1k/tags/nog_patch_70/or1ksim/peripheral/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8343d 18h /or1k/tags/nog_patch_70/or1ksim/peripheral/
257 Added initial Ethernet simulation (only TX as yet) erez 8345d 11h /or1k/tags/nog_patch_70/or1ksim/peripheral/
256 fixed masked_increase() in dma.c erez 8345d 11h /or1k/tags/nog_patch_70/or1ksim/peripheral/
253 Made macros slightly more robust erez 8345d 14h /or1k/tags/nog_patch_70/or1ksim/peripheral/
252 Fixed typo erez 8345d 14h /or1k/tags/nog_patch_70/or1ksim/peripheral/
241 "make install" now works markom 8351d 19h /or1k/tags/nog_patch_70/or1ksim/peripheral/
239 added enviroment configuration script parser markom 8351d 19h /or1k/tags/nog_patch_70/or1ksim/peripheral/
238 Changed function prototypes to quiet compiler warning erez 8352d 07h /or1k/tags/nog_patch_70/or1ksim/peripheral/
235 memory areas now have a "granularity"
also switched dma to GNU coding
erez 8352d 07h /or1k/tags/nog_patch_70/or1ksim/peripheral/
233 Changed my email erez 8352d 11h /or1k/tags/nog_patch_70/or1ksim/peripheral/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8352d 17h /or1k/tags/nog_patch_70/or1ksim/peripheral/
212 Added DMA erez 8372d 18h /or1k/tags/nog_patch_70/or1ksim/peripheral/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8379d 20h /or1k/tags/nog_patch_70/or1ksim/peripheral/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8399d 16h /or1k/tags/nog_patch_70/or1ksim/peripheral/
187 minor change to clear pending exception chris 8400d 22h /or1k/tags/nog_patch_70/or1ksim/peripheral/
186 major change to UART structure chris 8400d 22h /or1k/tags/nog_patch_70/or1ksim/peripheral/
185 major change to UART code chris 8400d 22h /or1k/tags/nog_patch_70/or1ksim/peripheral/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8429d 14h /or1k/tags/nog_patch_70/or1ksim/peripheral/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.