OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_71/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Basic setjmp/longjmp are ready. lampret 8671d 09h /or1k/tags/nog_patch_71/
69 Sim debug. lampret 8673d 06h /or1k/tags/nog_patch_71/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8673d 06h /or1k/tags/nog_patch_71/
67 Added simulator "application load". lampret 8673d 06h /or1k/tags/nog_patch_71/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8673d 06h /or1k/tags/nog_patch_71/
65 Added DMMU stats. lampret 8673d 07h /or1k/tags/nog_patch_71/
64 SPR bit definition moved to spr_defs.h. lampret 8673d 07h /or1k/tags/nog_patch_71/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8673d 07h /or1k/tags/nog_patch_71/
62 OR1K DMMU model. lampret 8673d 07h /or1k/tags/nog_patch_71/
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8688d 01h /or1k/tags/nog_patch_71/
60 Memory model changed. lampret 8708d 10h /or1k/tags/nog_patch_71/
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8708d 21h /or1k/tags/nog_patch_71/
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8714d 19h /or1k/tags/nog_patch_71/
55 Added 'dv' command for dumping memory as verilog model. lampret 8724d 07h /or1k/tags/nog_patch_71/
54 Regular maintenance. lampret 8724d 07h /or1k/tags/nog_patch_71/
53 Added setjmp/longjmp. lampret 8729d 07h /or1k/tags/nog_patch_71/
52 Comment character changed. lampret 8785d 03h /or1k/tags/nog_patch_71/
51 Exception detection changed a bit. lampret 8785d 03h /or1k/tags/nog_patch_71/
50 Added CURINSN macro. lampret 8785d 03h /or1k/tags/nog_patch_71/
49 Changed simulation mode to non-virtual (real). lampret 8785d 03h /or1k/tags/nog_patch_71/
48 Added CCR. lampret 8785d 03h /or1k/tags/nog_patch_71/
47 Added interrupt recognition and better memory dump. lampret 8785d 03h /or1k/tags/nog_patch_71/
46 Added srand(). lampret 8785d 03h /or1k/tags/nog_patch_71/
45 Added NONE. lampret 8785d 03h /or1k/tags/nog_patch_71/
44 %s bug fixed. lampret 8790d 08h /or1k/tags/nog_patch_71/
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8795d 11h /or1k/tags/nog_patch_71/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8795d 11h /or1k/tags/nog_patch_71/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8796d 09h /or1k/tags/nog_patch_71/
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.		 lampret 8796d 13h /or1k/tags/nog_patch_71/
38 Virtual machine at the moment. lampret 8796d 14h /or1k/tags/nog_patch_71/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.