OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_71/] [or1ksim/] [cpu/] - Rev 1436

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1436 Rearange some code to make it clearer what it does nogj 7076d 23h /or1k/tags/nog_patch_71/or1ksim/cpu/
1434 Fix the prototype of setsim_reg nogj 7076d 23h /or1k/tags/nog_patch_71/or1ksim/cpu/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7076d 23h /or1k/tags/nog_patch_71/or1ksim/cpu/
1430 Log SPR_SR in the execution log nogj 7076d 23h /or1k/tags/nog_patch_71/or1ksim/cpu/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7076d 23h /or1k/tags/nog_patch_71/or1ksim/cpu/
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7077d 00h /or1k/tags/nog_patch_71/or1ksim/cpu/
1402 Do what dc_clock() did in mtspr() and remove it nogj 7077d 00h /or1k/tags/nog_patch_71/or1ksim/cpu/
1398 Correct incorrect calls to eval_direct8 nogj 7077d 00h /or1k/tags/nog_patch_71/or1ksim/cpu/
1386 Rework exception handling nogj 7083d 03h /or1k/tags/nog_patch_71/or1ksim/cpu/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7092d 03h /or1k/tags/nog_patch_71/or1ksim/cpu/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7092d 03h /or1k/tags/nog_patch_71/or1ksim/cpu/
1376 aclocal && autoconf && automake phoenix 7111d 03h /or1k/tags/nog_patch_71/or1ksim/cpu/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7117d 18h /or1k/tags/nog_patch_71/or1ksim/cpu/
1362 initialise dev_mem->chip_select in register_memory nogj 7117d 18h /or1k/tags/nog_patch_71/or1ksim/cpu/
1359 Pass private data in readfunc/writefunc callbacks nogj 7117d 18h /or1k/tags/nog_patch_71/or1ksim/cpu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7117d 18h /or1k/tags/nog_patch_71/or1ksim/cpu/
1354 typing fixes phoenix 7126d 00h /or1k/tags/nog_patch_71/or1ksim/cpu/
1353 Modularise simulator command parsing nogj 7126d 21h /or1k/tags/nog_patch_71/or1ksim/cpu/
1352 Optimise execution history tracking nogj 7126d 21h /or1k/tags/nog_patch_71/or1ksim/cpu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7126d 22h /or1k/tags/nog_patch_71/or1ksim/cpu/
1346 Remove the global op structure nogj 7140d 01h /or1k/tags/nog_patch_71/or1ksim/cpu/
1345 Fix out-of-tree builds nogj 7140d 01h /or1k/tags/nog_patch_71/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7140d 01h /or1k/tags/nog_patch_71/or1ksim/cpu/
1343 * Fix warnings in insnset.c and execute.c nogj 7140d 02h /or1k/tags/nog_patch_71/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7140d 02h /or1k/tags/nog_patch_71/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7140d 02h /or1k/tags/nog_patch_71/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7156d 00h /or1k/tags/nog_patch_71/or1ksim/cpu/
1324 memory access functions fixes phoenix 7237d 17h /or1k/tags/nog_patch_71/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7238d 23h /or1k/tags/nog_patch_71/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7241d 16h /or1k/tags/nog_patch_71/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.