OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_72/] [gen_or1k_isa/] - Rev 1783

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5562d 17h /or1k/tags/nog_patch_72/gen_or1k_isa/
1470 This commit was manufactured by cvs2svn to create tag 'nog_patch_72'. 7003d 00h /or1k/tags/nog_patch_72/gen_or1k_isa/
1452 Implement a dynamic recompiler to speed up the execution nogj 7003d 00h /or1k/tags/nog_patch_72/gen_or1k_isa/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7003d 00h /or1k/tags/nog_patch_72/gen_or1k_isa/
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7018d 04h /or1k/tags/nog_patch_72/gen_or1k_isa/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7018d 04h /or1k/tags/nog_patch_72/gen_or1k_isa/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7052d 22h /or1k/tags/nog_patch_72/gen_or1k_isa/
1346 Remove the global op structure nogj 7066d 02h /or1k/tags/nog_patch_72/gen_or1k_isa/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7066d 03h /or1k/tags/nog_patch_72/gen_or1k_isa/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7066d 03h /or1k/tags/nog_patch_72/gen_or1k_isa/
1338 l.ff1 instruction added andreje 7082d 00h /or1k/tags/nog_patch_72/gen_or1k_isa/
1309 removed includes phoenix 7254d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1308 Gyorgy Jeney: extensive cleanup phoenix 7257d 17h /or1k/tags/nog_patch_72/gen_or1k_isa/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7279d 17h /or1k/tags/nog_patch_72/gen_or1k_isa/
1286 Changed desciption of the l.cust5 insns lampret 7328d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1285 Changed desciption of the l.cust5 insns lampret 7328d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1169 Added support for l.addc instruction. csanchez 7641d 21h /or1k/tags/nog_patch_72/gen_or1k_isa/
1114 Added cvs log keywords lampret 7796d 12h /or1k/tags/nog_patch_72/gen_or1k_isa/
1113 Typos by Maria Bolado lampret 7796d 12h /or1k/tags/nog_patch_72/gen_or1k_isa/
1111 Small fix for path of tth binary. lampret 7811d 19h /or1k/tags/nog_patch_72/gen_or1k_isa/
1110 Re-generated. lampret 7811d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1109 Temp files should rather not be in the cvs repository. lampret 7811d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1108 Errors fixed. lampret 7811d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1107 Updatded and improved formatting. lampret 7811d 20h /or1k/tags/nog_patch_72/gen_or1k_isa/
1034 Fixed encoding for l.div/l.divu. lampret 7938d 14h /or1k/tags/nog_patch_72/gen_or1k_isa/
955 typos and grammar fixed markom 7965d 01h /or1k/tags/nog_patch_72/gen_or1k_isa/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8004d 00h /or1k/tags/nog_patch_72/gen_or1k_isa/
801 l.muli instruction added markom 8096d 03h /or1k/tags/nog_patch_72/gen_or1k_isa/
722 floating point registers are obsolete; GPRs should be used instead markom 8124d 03h /or1k/tags/nog_patch_72/gen_or1k_isa/
720 single floating point support added markom 8124d 07h /or1k/tags/nog_patch_72/gen_or1k_isa/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.