OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] - Rev 61

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8688d 07h /or1k/tags/rel-0-3-0-rc1/
60 Memory model changed. lampret 8708d 16h /or1k/tags/rel-0-3-0-rc1/
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8709d 03h /or1k/tags/rel-0-3-0-rc1/
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8715d 01h /or1k/tags/rel-0-3-0-rc1/
55 Added 'dv' command for dumping memory as verilog model. lampret 8724d 13h /or1k/tags/rel-0-3-0-rc1/
54 Regular maintenance. lampret 8724d 13h /or1k/tags/rel-0-3-0-rc1/
53 Added setjmp/longjmp. lampret 8729d 13h /or1k/tags/rel-0-3-0-rc1/
52 Comment character changed. lampret 8785d 08h /or1k/tags/rel-0-3-0-rc1/
51 Exception detection changed a bit. lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
50 Added CURINSN macro. lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
49 Changed simulation mode to non-virtual (real). lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
48 Added CCR. lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
47 Added interrupt recognition and better memory dump. lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
46 Added srand(). lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
45 Added NONE. lampret 8785d 09h /or1k/tags/rel-0-3-0-rc1/
44 %s bug fixed. lampret 8790d 14h /or1k/tags/rel-0-3-0-rc1/
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8795d 17h /or1k/tags/rel-0-3-0-rc1/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8795d 17h /or1k/tags/rel-0-3-0-rc1/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8796d 15h /or1k/tags/rel-0-3-0-rc1/
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.		 lampret 8796d 19h /or1k/tags/rel-0-3-0-rc1/
38 Virtual machine at the moment. lampret 8796d 20h /or1k/tags/rel-0-3-0-rc1/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8796d 20h /or1k/tags/rel-0-3-0-rc1/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).		 lampret 8796d 20h /or1k/tags/rel-0-3-0-rc1/
35 SLP hooks. lampret 8796d 20h /or1k/tags/rel-0-3-0-rc1/
34 Started with SLP (not finished yet). lampret 8796d 20h /or1k/tags/rel-0-3-0-rc1/
33 Handling of or1k exceptions. lampret 8800d 19h /or1k/tags/rel-0-3-0-rc1/
32 Interrupt recognition. lampret 8800d 19h /or1k/tags/rel-0-3-0-rc1/
31 16450 serial UART device. lampret 8800d 21h /or1k/tags/rel-0-3-0-rc1/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8800d 22h /or1k/tags/rel-0-3-0-rc1/
29 Adding OR16/OR32 insn decoder. lampret 8815d 19h /or1k/tags/rel-0-3-0-rc1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.