OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] - Rev 1242

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7469d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1241 make it work with MMU enabled phoenix 7473d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7473d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1222 cfmakeraw is not avaliable on cygwin phoenix 7497d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1218 segfault when there is no memory context fix phoenix 7522d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1205 fix for gdb_debug config phoenix 7536d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7553d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7553d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1202 at exception print insn number to ease debugging phoenix 7553d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7582d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1198 make it compile on RH 8,9 phoenix 7608d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7613d 15h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1178 avoid another immu exception that should not happen phoenix 7675d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1177 more informative output phoenix 7676d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1174 fix for immu exceptions that never should have happened phoenix 7678d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1170 Added support for l.addc instruction. csanchez 7686d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1169 Added support for l.addc instruction. csanchez 7686d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1165 timeout bug fixed; contribution by Carlos markom 7708d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7765d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7766d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1151 *** empty log message *** phoenix 7766d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1150 remove unneded include phoenix 7766d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1148 *** empty log message *** phoenix 7766d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1147 remove unneeded include phoenix 7766d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1146 cygwin fix phoenix 7766d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7766d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7769d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.
sfurman 7776d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.
sfurman 7780d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.
sfurman 7782d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.