OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 1106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1106 Cache invalidate bug fixed again (it was ok before). simons 7885d 16h /or1k/tags/rel-0-3-0-rc2/
1105 Added WB b3 signals lampret 7886d 23h /or1k/tags/rel-0-3-0-rc2/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7886d 23h /or1k/tags/rel-0-3-0-rc2/
1103 sync problem in cuc not yet fixed markom 7891d 17h /or1k/tags/rel-0-3-0-rc2/
1102 few cuc bug fixes markom 7891d 17h /or1k/tags/rel-0-3-0-rc2/
1101 cuc now compiles markom 7891d 20h /or1k/tags/rel-0-3-0-rc2/
1100 cvs problem fixed markom 7891d 20h /or1k/tags/rel-0-3-0-rc2/
1099 cvs bug fixed markom 7891d 20h /or1k/tags/rel-0-3-0-rc2/
1098 small bug in cuc fixed markom 7891d 20h /or1k/tags/rel-0-3-0-rc2/
1097 Cache invalidate bug fixed. simons 7892d 11h /or1k/tags/rel-0-3-0-rc2/
1096 An example of SW and RTL regression log because many people asked for. lampret 7898d 08h /or1k/tags/rel-0-3-0-rc2/
1095 eval_reg replaced with the new evalsim_reg32 lampret 7899d 04h /or1k/tags/rel-0-3-0-rc2/
1094 sys/time.h might not be available for or1k target lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1091 Added mmu test. lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1090 Removed ic_invalidate lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1089 Added dhrystone 2.1 benchmark lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1087 Changed or32-rtems to or32-uclinux. lampret 7899d 06h /or1k/tags/rel-0-3-0-rc2/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7899d 07h /or1k/tags/rel-0-3-0-rc2/
1085 Bug fixed. simons 7904d 10h /or1k/tags/rel-0-3-0-rc2/
1083 SB mem width fixed. simons 7918d 18h /or1k/tags/rel-0-3-0-rc2/
1082 channels integration rprescott 7919d 06h /or1k/tags/rel-0-3-0-rc2/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7926d 22h /or1k/tags/rel-0-3-0-rc2/
1079 RAMs wrong connected to the BIST scan chain. mohor 7927d 15h /or1k/tags/rel-0-3-0-rc2/
1078 Previous check-in was done by mistake. mohor 7927d 17h /or1k/tags/rel-0-3-0-rc2/
1077 Signal scanb_sen renamed to scanb_en. mohor 7927d 17h /or1k/tags/rel-0-3-0-rc2/
1076 channels integration rprescott 7928d 10h /or1k/tags/rel-0-3-0-rc2/
1075 channels integration rprescott 7928d 11h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.