OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 158

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 Initial RTEMS import chris 8436d 06h /or1k/tags/rel-0-3-0-rc2/
157 Update simons 8443d 09h /or1k/tags/rel-0-3-0-rc2/
156 File moved to opcode. simons 8443d 09h /or1k/tags/rel-0-3-0-rc2/
155 Update simons 8443d 09h /or1k/tags/rel-0-3-0-rc2/
154 Updated for new runtime environment chris 8449d 09h /or1k/tags/rel-0-3-0-rc2/
153 Writes to SPR_PC are now enabled chris 8449d 09h /or1k/tags/rel-0-3-0-rc2/
152 Breakpoint exceptions from single step are not printed now. chris 8449d 09h /or1k/tags/rel-0-3-0-rc2/
151 Typo in the previous commit. Sorry. chris 8449d 09h /or1k/tags/rel-0-3-0-rc2/
150 Fixed some single stepping issues chris 8449d 09h /or1k/tags/rel-0-3-0-rc2/
149 Fixed bug where disassemble command caused a segmentation fault chris 8450d 12h /or1k/tags/rel-0-3-0-rc2/
148 Replace single stepping patch that got overwritten chris 8450d 12h /or1k/tags/rel-0-3-0-rc2/
147 Initial checkin of instructions chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
146 Mofications to work with or1ksim JTAG based simulation chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
145 Modifications necessary for functional gdb debugging interface chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
144 Modifications necessary for functional gdb interface chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
142 Modifications for a functional gdb environment chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
141 Added l_trap() chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
140 Modifications to work with or1ksim JTAG simulator chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
139 Modifications for functional gdb chris 8451d 04h /or1k/tags/rel-0-3-0-rc2/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8454d 07h /or1k/tags/rel-0-3-0-rc2/
137 Added TRAP exception chris 8455d 06h /or1k/tags/rel-0-3-0-rc2/
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8455d 06h /or1k/tags/rel-0-3-0-rc2/
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.		 chris 8455d 07h /or1k/tags/rel-0-3-0-rc2/
134 *** empty log message *** markom 8457d 06h /or1k/tags/rel-0-3-0-rc2/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8457d 06h /or1k/tags/rel-0-3-0-rc2/
132 Added option for socket libraries under Solaris chris 8458d 04h /or1k/tags/rel-0-3-0-rc2/
131 Initial checkin of the Debug Unit register descriptions chris 8458d 05h /or1k/tags/rel-0-3-0-rc2/
130 Initial checkin of the debug unit module chris 8458d 05h /or1k/tags/rel-0-3-0-rc2/
129 Added code to inject insn from Debug Unit DIR chris 8458d 05h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.