OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 353

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Cashes disabled. simons 8298d 11h /or1k/tags/rel-0-3-0-rc2/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8299d 14h /or1k/tags/rel-0-3-0-rc2/
351 Fixed some l.trap typos. lampret 8299d 16h /or1k/tags/rel-0-3-0-rc2/
350 For GDB changed single stepping and disabled trap exception. lampret 8299d 17h /or1k/tags/rel-0-3-0-rc2/
349 Some bugs regarding cache simulation fixed. simons 8301d 06h /or1k/tags/rel-0-3-0-rc2/
348 Added instructions on how to build configure. ivang 8302d 13h /or1k/tags/rel-0-3-0-rc2/
347 Added CRC32 calculation to Ethernet erez 8303d 11h /or1k/tags/rel-0-3-0-rc2/
346 Improved Ethernet simulation erez 8303d 12h /or1k/tags/rel-0-3-0-rc2/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8303d 12h /or1k/tags/rel-0-3-0-rc2/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8303d 14h /or1k/tags/rel-0-3-0-rc2/
343 Small touches to test programs erez 8303d 16h /or1k/tags/rel-0-3-0-rc2/
342 added exception vectors to support and modified section names markom 8304d 13h /or1k/tags/rel-0-3-0-rc2/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8304d 15h /or1k/tags/rel-0-3-0-rc2/
340 Added hpint vector lampret 8304d 16h /or1k/tags/rel-0-3-0-rc2/
339 Added setpc test lampret 8304d 16h /or1k/tags/rel-0-3-0-rc2/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8304d 16h /or1k/tags/rel-0-3-0-rc2/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8304d 16h /or1k/tags/rel-0-3-0-rc2/
336 VAPI works markom 8305d 11h /or1k/tags/rel-0-3-0-rc2/
335 some small bugs fixed markom 8305d 12h /or1k/tags/rel-0-3-0-rc2/
334 removed vapi client file markom 8305d 15h /or1k/tags/rel-0-3-0-rc2/
333 small bug fixed markom 8305d 18h /or1k/tags/rel-0-3-0-rc2/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8305d 18h /or1k/tags/rel-0-3-0-rc2/
331 dependecy is required by history analisis markom 8305d 19h /or1k/tags/rel-0-3-0-rc2/
330 Cache test lampret 8305d 22h /or1k/tags/rel-0-3-0-rc2/
329 Now using macros from spr_defs.h lampret 8305d 22h /or1k/tags/rel-0-3-0-rc2/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8306d 00h /or1k/tags/rel-0-3-0-rc2/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8306d 00h /or1k/tags/rel-0-3-0-rc2/
326 More realistic default cache type. lampret 8306d 00h /or1k/tags/rel-0-3-0-rc2/
325 minor ethernet testbench modifications erez 8307d 03h /or1k/tags/rel-0-3-0-rc2/
324 added initial ethernet RX simulation (very simple for now) erez 8307d 03h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.