OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 375

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
375 Support for breakpoints changed. simons 8291d 00h /or1k/tags/rel-0-3-0-rc2/
374 *** empty log message *** simons 8291d 05h /or1k/tags/rel-0-3-0-rc2/
373 update after links markom 8291d 10h /or1k/tags/rel-0-3-0-rc2/
372 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; added opcodes/or32.c; more detailed gdb l.trap handling markom 8291d 12h /or1k/tags/rel-0-3-0-rc2/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8291d 12h /or1k/tags/rel-0-3-0-rc2/
370 Program counter divided to PPC and NPC. simons 8294d 00h /or1k/tags/rel-0-3-0-rc2/
369 Configuration command description added. simons 8294d 13h /or1k/tags/rel-0-3-0-rc2/
368 Typos. lampret 8294d 13h /or1k/tags/rel-0-3-0-rc2/
367 Changed DSR/DRR behavior and exception detection. lampret 8294d 13h /or1k/tags/rel-0-3-0-rc2/
366 *** empty log message *** simons 8295d 03h /or1k/tags/rel-0-3-0-rc2/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8295d 08h /or1k/tags/rel-0-3-0-rc2/
364 info spr bug fixed markom 8296d 07h /or1k/tags/rel-0-3-0-rc2/
363 program can be stepped and continued before running it, supporting low level debugging markom 8296d 08h /or1k/tags/rel-0-3-0-rc2/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8296d 13h /or1k/tags/rel-0-3-0-rc2/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8296d 14h /or1k/tags/rel-0-3-0-rc2/
360 Added OR1200_REGISTERED_INPUTS. lampret 8297d 01h /or1k/tags/rel-0-3-0-rc2/
359 Added optional sampling of inputs. lampret 8297d 01h /or1k/tags/rel-0-3-0-rc2/
358 Fixed virtual silicon single-port rams instantiation. lampret 8297d 01h /or1k/tags/rel-0-3-0-rc2/
357 Fixed dbg_is_o assignment width. lampret 8297d 01h /or1k/tags/rel-0-3-0-rc2/
356 Break point bug fixed simons 8297d 03h /or1k/tags/rel-0-3-0-rc2/
355 uart VAPI model improved; changes to MC and eth. markom 8297d 11h /or1k/tags/rel-0-3-0-rc2/
354 Fixed width of du_except. lampret 8297d 21h /or1k/tags/rel-0-3-0-rc2/
353 Cashes disabled. simons 8298d 08h /or1k/tags/rel-0-3-0-rc2/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8299d 11h /or1k/tags/rel-0-3-0-rc2/
351 Fixed some l.trap typos. lampret 8299d 12h /or1k/tags/rel-0-3-0-rc2/
350 For GDB changed single stepping and disabled trap exception. lampret 8299d 13h /or1k/tags/rel-0-3-0-rc2/
349 Some bugs regarding cache simulation fixed. simons 8301d 02h /or1k/tags/rel-0-3-0-rc2/
348 Added instructions on how to build configure. ivang 8302d 10h /or1k/tags/rel-0-3-0-rc2/
347 Added CRC32 calculation to Ethernet erez 8303d 07h /or1k/tags/rel-0-3-0-rc2/
346 Improved Ethernet simulation erez 8303d 08h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.