OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 404

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
404 is_delayed() is used outside this file. simons 8259d 13h /or1k/tags/rel-0-3-0-rc2/
403 Prompt changed because ddd requires (gdb). simons 8259d 13h /or1k/tags/rel-0-3-0-rc2/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8259d 18h /or1k/tags/rel-0-3-0-rc2/
401 *** empty log message *** simons 8263d 04h /or1k/tags/rel-0-3-0-rc2/
400 force_dslot_fetch does not work - allways zero. simons 8263d 04h /or1k/tags/rel-0-3-0-rc2/
399 Trap insn couses break after exits ex_insn. simons 8263d 04h /or1k/tags/rel-0-3-0-rc2/
398 added register field defines ivang 8265d 09h /or1k/tags/rel-0-3-0-rc2/
397 removed or16 architecture markom 8265d 10h /or1k/tags/rel-0-3-0-rc2/
396 added missing file markom 8265d 12h /or1k/tags/rel-0-3-0-rc2/
395 removed obsolete dependency and history from cpu section markom 8265d 14h /or1k/tags/rel-0-3-0-rc2/
394 dependency joined with dependstats; history moved to sim section markom 8265d 15h /or1k/tags/rel-0-3-0-rc2/
393 messages: exception on many places changed to abort markom 8265d 16h /or1k/tags/rel-0-3-0-rc2/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8265d 23h /or1k/tags/rel-0-3-0-rc2/
390 Changed instantiation name of VS RAMs. lampret 8266d 01h /or1k/tags/rel-0-3-0-rc2/
389 Changed default delay for load and store in superscalar cpu. lampret 8266d 01h /or1k/tags/rel-0-3-0-rc2/
388 Added comments for cpu section. lampret 8266d 01h /or1k/tags/rel-0-3-0-rc2/
387 Now FPGA and ASIC target are separate. lampret 8266d 03h /or1k/tags/rel-0-3-0-rc2/
386 Fixed VS RAM instantiation - again. lampret 8266d 03h /or1k/tags/rel-0-3-0-rc2/
385 check testbench now modified to work with new report output markom 8266d 09h /or1k/tags/rel-0-3-0-rc2/
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8266d 10h /or1k/tags/rel-0-3-0-rc2/
383 modified simmem.cfg structure! ADD markom 8266d 10h /or1k/tags/rel-0-3-0-rc2/
382 bitmask function bug fixed markom 8266d 12h /or1k/tags/rel-0-3-0-rc2/
381 number display is more strict with 0x prefix with hex numbers markom 8266d 12h /or1k/tags/rel-0-3-0-rc2/
380 all tests pass check markom 8266d 13h /or1k/tags/rel-0-3-0-rc2/
379 bug fixed. markom 8266d 13h /or1k/tags/rel-0-3-0-rc2/
378 cleanup in testbench; pc divided into ppc and npc markom 8266d 14h /or1k/tags/rel-0-3-0-rc2/
377 cleanup in testbench; pc divided into ppc and npc markom 8266d 14h /or1k/tags/rel-0-3-0-rc2/
376 int.c and int.h are general enough and should be useful for other tests beside uos markom 8266d 15h /or1k/tags/rel-0-3-0-rc2/
375 Support for breakpoints changed. simons 8267d 00h /or1k/tags/rel-0-3-0-rc2/
374 *** empty log message *** simons 8267d 06h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.