OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 613

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8236d 07h /or1k/tags/rel-0-3-0-rc2/
612 Tick timer period extended to meet real timing. simons 8236d 08h /or1k/tags/rel-0-3-0-rc2/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8237d 10h /or1k/tags/rel-0-3-0-rc2/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8237d 10h /or1k/tags/rel-0-3-0-rc2/
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8237d 10h /or1k/tags/rel-0-3-0-rc2/
608 Range exception removed from test. simons 8238d 05h /or1k/tags/rel-0-3-0-rc2/
607 single step steps just one instruction ^c bug fixed markom 8238d 05h /or1k/tags/rel-0-3-0-rc2/
606 raw register range bug fixed; acv_uart test passes markom 8239d 06h /or1k/tags/rel-0-3-0-rc2/
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8239d 06h /or1k/tags/rel-0-3-0-rc2/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8239d 06h /or1k/tags/rel-0-3-0-rc2/
603 fixed bfd markom 8239d 08h /or1k/tags/rel-0-3-0-rc2/
602 Renamed targets. Switched off debug. lampret 8240d 07h /or1k/tags/rel-0-3-0-rc2/
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8240d 18h /or1k/tags/rel-0-3-0-rc2/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8240d 19h /or1k/tags/rel-0-3-0-rc2/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8240d 19h /or1k/tags/rel-0-3-0-rc2/
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8241d 04h /or1k/tags/rel-0-3-0-rc2/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8241d 04h /or1k/tags/rel-0-3-0-rc2/
596 SR[TEE] should be zero after reset. lampret 8241d 08h /or1k/tags/rel-0-3-0-rc2/
595 Fixed 'the NPC single-step fix'. lampret 8242d 03h /or1k/tags/rel-0-3-0-rc2/
594 removed temporary printf, which stayed in by accident markom 8242d 05h /or1k/tags/rel-0-3-0-rc2/
593 ctrl-c handling fixed markom 8242d 05h /or1k/tags/rel-0-3-0-rc2/
592 Added int_test. lampret 8242d 10h /or1k/tags/rel-0-3-0-rc2/
591 Added support for reading XILINX_RAM32X1D register file. lampret 8242d 10h /or1k/tags/rel-0-3-0-rc2/
590 Added test case for testing NPC read bug when doing single-step. lampret 8242d 10h /or1k/tags/rel-0-3-0-rc2/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8242d 10h /or1k/tags/rel-0-3-0-rc2/
588 New test added. simons 8243d 01h /or1k/tags/rel-0-3-0-rc2/
587 gdb messages disabled markom 8243d 02h /or1k/tags/rel-0-3-0-rc2/
586 ROM version is default. simons 8243d 04h /or1k/tags/rel-0-3-0-rc2/
585 This file is not used any more. simons 8243d 04h /or1k/tags/rel-0-3-0-rc2/
584 This files are not ment to be here. simons 8243d 04h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.