OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 986

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
986 outputs out of function are not registered anymore markom 8024d 13h /or1k/tags/rel-0-3-0-rc2/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8025d 01h /or1k/tags/rel-0-3-0-rc2/
984 Disable SB until it is tested lampret 8025d 01h /or1k/tags/rel-0-3-0-rc2/
983 First checkin lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
982 Moved to sim/bin lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
981 First checkin. lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
980 Removed sim.tcl that shouldn't be here. lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
979 Removed old test case binaries. lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
978 Added variable delay for SRAM. lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
977 Added store buffer. lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
976 Added store buffer lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
975 First checkin lampret 8025d 03h /or1k/tags/rel-0-3-0-rc2/
974 Enabled what works on or1ksim and disabled other tests. lampret 8025d 05h /or1k/tags/rel-0-3-0-rc2/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8027d 09h /or1k/tags/rel-0-3-0-rc2/
972 Interrupt suorces fixed. simons 8027d 09h /or1k/tags/rel-0-3-0-rc2/
971 Now even keyboard test passes. simons 8027d 12h /or1k/tags/rel-0-3-0-rc2/
970 Testbench is now running on ORP architecture platform. simons 8028d 01h /or1k/tags/rel-0-3-0-rc2/
969 Checking in except directory. lampret 8028d 16h /or1k/tags/rel-0-3-0-rc2/
968 Checking in utils directory. lampret 8028d 16h /or1k/tags/rel-0-3-0-rc2/
967 Checking in mul directory. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
966 Checking in cbasic directory. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
965 Checking in basic directory. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
964 Checking in support directory. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
961 uart16550 RTL files renamed/added/removed. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
960 Directory cleanup. lampret 8028d 17h /or1k/tags/rel-0-3-0-rc2/
959 Fixed size of generic flash/sram to exactly 2MB lampret 8029d 16h /or1k/tags/rel-0-3-0-rc2/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8029d 16h /or1k/tags/rel-0-3-0-rc2/
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8030d 02h /or1k/tags/rel-0-3-0-rc2/
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8030d 07h /or1k/tags/rel-0-3-0-rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.