OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [insight/] - Rev 1751

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5697d 22h /or1k/tags/rel-0-3-0-rc2/insight/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5727d 18h /or1k/tags/rel-0-3-0-rc2/insight/
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6724d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1656 Pass the instruction operands as part of the op_queue structure. nogj 6724d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1605 Execute l.ff1 instruction nogj 6786d 17h /or1k/tags/rel-0-3-0-rc2/insight/
1597 Fix parsing the destination register nogj 6798d 19h /or1k/tags/rel-0-3-0-rc2/insight/
1590 Added l.fl1 lampret 6801d 17h /or1k/tags/rel-0-3-0-rc2/insight/
1557 Fix most warnings issued by gcc4 nogj 6861d 03h /or1k/tags/rel-0-3-0-rc2/insight/
1554 fixed l.maci encoding phoenix 6878d 13h /or1k/tags/rel-0-3-0-rc2/insight/
1552 Update most config.guess and config.sub scripts. robertmh 6906d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6991d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1452 Implement a dynamic recompiler to speed up the execution nogj 7018d 19h /or1k/tags/rel-0-3-0-rc2/insight/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7018d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7018d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7033d 23h /or1k/tags/rel-0-3-0-rc2/insight/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7068d 18h /or1k/tags/rel-0-3-0-rc2/insight/
1346 Remove the global op structure nogj 7081d 21h /or1k/tags/rel-0-3-0-rc2/insight/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7081d 22h /or1k/tags/rel-0-3-0-rc2/insight/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7081d 22h /or1k/tags/rel-0-3-0-rc2/insight/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7081d 22h /or1k/tags/rel-0-3-0-rc2/insight/
1338 l.ff1 instruction added andreje 7097d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1333 gcc 3.4 compile fix phoenix 7112d 21h /or1k/tags/rel-0-3-0-rc2/insight/
1309 removed includes phoenix 7270d 15h /or1k/tags/rel-0-3-0-rc2/insight/
1308 Gyorgy Jeney: extensive cleanup phoenix 7273d 13h /or1k/tags/rel-0-3-0-rc2/insight/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7295d 13h /or1k/tags/rel-0-3-0-rc2/insight/
1286 Changed desciption of the l.cust5 insns lampret 7344d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1285 Changed desciption of the l.cust5 insns lampret 7344d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1256 page size is 8192 on or32 phoenix 7429d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1169 Added support for l.addc instruction. csanchez 7657d 16h /or1k/tags/rel-0-3-0-rc2/insight/
1152 *** empty log message *** phoenix 7737d 19h /or1k/tags/rel-0-3-0-rc2/insight/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.