OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [insight/] - Rev 1782

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5563d 17h /or1k/tags/rel-0-3-0-rc2/insight/
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5683d 00h /or1k/tags/rel-0-3-0-rc2/insight/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5683d 02h /or1k/tags/rel-0-3-0-rc2/insight/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5712d 22h /or1k/tags/rel-0-3-0-rc2/insight/
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6709d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1656 Pass the instruction operands as part of the op_queue structure. nogj 6709d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1605 Execute l.ff1 instruction nogj 6771d 21h /or1k/tags/rel-0-3-0-rc2/insight/
1597 Fix parsing the destination register nogj 6783d 23h /or1k/tags/rel-0-3-0-rc2/insight/
1590 Added l.fl1 lampret 6786d 21h /or1k/tags/rel-0-3-0-rc2/insight/
1557 Fix most warnings issued by gcc4 nogj 6846d 07h /or1k/tags/rel-0-3-0-rc2/insight/
1554 fixed l.maci encoding phoenix 6863d 17h /or1k/tags/rel-0-3-0-rc2/insight/
1552 Update most config.guess and config.sub scripts. robertmh 6891d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6976d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1452 Implement a dynamic recompiler to speed up the execution nogj 7003d 23h /or1k/tags/rel-0-3-0-rc2/insight/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7004d 00h /or1k/tags/rel-0-3-0-rc2/insight/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7004d 00h /or1k/tags/rel-0-3-0-rc2/insight/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7019d 03h /or1k/tags/rel-0-3-0-rc2/insight/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7053d 22h /or1k/tags/rel-0-3-0-rc2/insight/
1346 Remove the global op structure nogj 7067d 01h /or1k/tags/rel-0-3-0-rc2/insight/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7067d 02h /or1k/tags/rel-0-3-0-rc2/insight/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7067d 02h /or1k/tags/rel-0-3-0-rc2/insight/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7067d 02h /or1k/tags/rel-0-3-0-rc2/insight/
1338 l.ff1 instruction added andreje 7083d 00h /or1k/tags/rel-0-3-0-rc2/insight/
1333 gcc 3.4 compile fix phoenix 7098d 01h /or1k/tags/rel-0-3-0-rc2/insight/
1309 removed includes phoenix 7255d 19h /or1k/tags/rel-0-3-0-rc2/insight/
1308 Gyorgy Jeney: extensive cleanup phoenix 7258d 17h /or1k/tags/rel-0-3-0-rc2/insight/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7280d 17h /or1k/tags/rel-0-3-0-rc2/insight/
1286 Changed desciption of the l.cust5 insns lampret 7329d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1285 Changed desciption of the l.cust5 insns lampret 7329d 20h /or1k/tags/rel-0-3-0-rc2/insight/
1256 page size is 8192 on or32 phoenix 7414d 20h /or1k/tags/rel-0-3-0-rc2/insight/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.