OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 525

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
525 EEAR shows virtual address on bus error exception. simons 8253d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
518 some more performance optimizations markom 8255d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
517 some performance optimizations markom 8255d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
515 uart test updated; simprintf updated markom 8255d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
513 obsolete --enable-profiler and --disable-debugmod configure options removed; parse.c now loads only external symbols markom 8255d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
511 new reporting system markom 8256d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
510 new reporting system markom 8256d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
508 nop instruction now has immediate markom 8256d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
500 Added .cvsignore files for annoying generated files erez 8257d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
498 Fixed data type bug in l_mac() that caused incorrect calculation of MACHI. Possible that l_msb has the same bug. lampret 8269d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8269d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8269d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
482 profiling uses l.jr instead of obsolete l.jalr markom 8271d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8271d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
464 Some small bugs fixed. simons 8272d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
458 Align, bus error and range exception fixed. simons 8273d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
450 Exceptions are allways enabled. simons 8276d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
447 ITLBMR register bit fields set in order. simons 8277d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
446 ITLBMR register bit fields set in order. simons 8277d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
437 When lsu instruction produce exception registers are preserved. simons 8278d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
433 clkcycle parameter added to configuration markom 8278d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
431 stepping over breakpoint added markom 8278d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
430 dpfault and ipfault exceptions implemented markom 8279d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
429 cache configuration added markom 8279d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
427 memory_table status output; some bugs fixed in configuration loading markom 8279d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
426 memory logging added markom 8279d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8279d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
416 IMMU bugs fixed. simons 8282d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
397 removed or16 architecture markom 8292d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
394 dependency joined with dependstats; history moved to sim section markom 8293d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.