OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or32/] - Rev 1341

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1341 Mark wich operand is the destination operand in the architechture definition nogj 7134d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1338 l.ff1 instruction added andreje 7150d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7236d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7238d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1309 removed includes phoenix 7323d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1308 Gyorgy Jeney: extensive cleanup phoenix 7326d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1303 compile fix regarding lf.itof.s, lf.itof.d phoenix 7343d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7348d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1290 added more operands phoenix 7387d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1286 Changed desciption of the l.cust5 insns lampret 7397d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1285 Changed desciption of the l.cust5 insns lampret 7397d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1249 Downgrading back to automake-1.4 lampret 7491d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7493d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7578d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1178 avoid another immu exception that should not happen phoenix 7699d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1177 more informative output phoenix 7700d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1174 fix for immu exceptions that never should have happened phoenix 7702d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1170 Added support for l.addc instruction. csanchez 7710d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1169 Added support for l.addc instruction. csanchez 7710d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1117 Ignore generated files for CVS purposes sfurman 7834d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1114 Added cvs log keywords lampret 7865d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
1034 Fixed encoding for l.div/l.divu. lampret 8007d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
997 PRINTF should be used instead of printf; command redirection repaired markom 8022d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
970 Testbench is now running on ORP architecture platform. simons 8030d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
913 Executed log insns counter output in decimal instead of hex. lampret 8046d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
911 Added instruction count to hardware executed log lampret 8046d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
897 improved CUC GUI; pre/unroll bugs fixed markom 8059d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
884 code cleaning - a lot of global variables moved to runtime struct markom 8066d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8072d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/
877 ata beta release rherveille 8074d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.