OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [testbench/] - Rev 520

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
520 LP interrupt test removed, because it can not be tested with tick timer. simons 8223d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
519 except_test.S renamed to except_test_s.S simons 8223d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
517 some performance optimizations markom 8224d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
516 except test files renamed markom 8224d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
515 uart test updated; simprintf updated markom 8224d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
513 obsolete --enable-profiler and --disable-debugmod configure options removed; parse.c now loads only external symbols markom 8224d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
511 new reporting system markom 8225d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
509 unused var warning corrected markom 8225d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
502 Added RGPIO_INTS (according to GPIO spec) erez 8226d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
501 Added .cvsignore files for annoying generated files in testbench erez 8226d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
500 Added .cvsignore files for annoying generated files erez 8226d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
499 Made testbench/support/int.c more usable and changed acv_gpio test to use it erez 8226d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
493 --enable-opt switch added to testbench configure markom 8238d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8239d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
484 Changed to support execution from various addresses. simons 8240d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
483 Implemented some GPIO tests erez 8240d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
480 RTL_SIM define added for shorter simulation runtime. simons 8240d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8240d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
478 Started adding acv_gpio testbench erez 8240d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
476 Fixed warnings. ivang 8240d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
475 l.jalr r9 is not used any more. simons 8240d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
473 Added test flag templates. ivang 8240d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
472 Removed MC initialization. Must be done in except_mc.S ivang 8240d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
471 Removed MC initialization. Must be done in except_mc.S ivang 8240d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
470 Added test flag templates. ivang 8240d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
469 Added test flag templates ivang 8240d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
468 Removed MC initialization. Must be done in except_mc.S ivang 8240d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
467 Fixed some typos. ivang 8240d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
466 EEAR is used for determing ITLB miss and IPF page address. simons 8241d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
465 New tests added. simons 8241d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.