OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [testbench/] - Rev 802

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
802 Cache and tick timer tests fixed. simons 8161d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
733 Fixed configuration. ivang 8189d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8190d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8192d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
705 Updated changed registers. ivang 8198d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8198d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8203d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
698 Simprintf bug fixed again. simons 8203d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
697 Simprintf bug fixed again. simons 8203d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
690 update markom 8205d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
678 some minor improvements markom 8210d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
677 executed log output looks nicer (and more correct :)) markom 8210d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
664 very simple PS/2 keyboard model with associated test added markom 8213d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
648 fb now works in system memory markom 8219d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
647 some changes to fb to make it compatible with HW markom 8220d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
645 simple frame buffer peripheral with test added markom 8220d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
639 MMU cache inhibit bit test added. simons 8224d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
631 Real cache access is simulated now. simons 8227d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
622 Cache test works on hardware. simons 8228d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
621 Cache test works on hardware. simons 8228d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
619 all test pass, after newest changes markom 8228d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
616 flags test added markom 8231d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8231d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
612 Tick timer period extended to meet real timing. simons 8232d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8233d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
608 Range exception removed from test. simons 8234d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8235d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8237d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
576 some risc test added markom 8241d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
575 Not needed to be compiled with -O2 optimization any more. simons 8241d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.