OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] - Rev 1629

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1629 First Import of uClinux for RC20x board jcastillo 6783d 12h /or1k/tags/rel-0-3-0-rc3/
1628 First Import of uClinux for RC20x board jcastillo 6783d 12h /or1k/tags/rel-0-3-0-rc3/
1627 First Import of RC20x uClinux jcastillo 6783d 12h /or1k/tags/rel-0-3-0-rc3/
1626 First Import of uClinux for RC20x board jcastillo 6783d 12h /or1k/tags/rel-0-3-0-rc3/
1625 First Import of uClinux for RC20x board jcastillo 6783d 12h /or1k/tags/rel-0-3-0-rc3/
1624 First Import of uClinux for RC20x board jcastillo 6783d 13h /or1k/tags/rel-0-3-0-rc3/
1623 First Import of uClinux for RC20x board jcastillo 6783d 13h /or1k/tags/rel-0-3-0-rc3/
1622 First Import of uClinux for RC20x board jcastillo 6783d 13h /or1k/tags/rel-0-3-0-rc3/
1621 First Impot jcastillo 6783d 14h /or1k/tags/rel-0-3-0-rc3/
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6788d 10h /or1k/tags/rel-0-3-0-rc3/
1619 Fixed types in function declaration jcastillo 6788d 15h /or1k/tags/rel-0-3-0-rc3/
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6788d 22h /or1k/tags/rel-0-3-0-rc3/
1617 *** empty log message *** phoenix 6788d 22h /or1k/tags/rel-0-3-0-rc3/
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6788d 22h /or1k/tags/rel-0-3-0-rc3/
1615 *** empty log message *** phoenix 6788d 22h /or1k/tags/rel-0-3-0-rc3/
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6798d 22h /or1k/tags/rel-0-3-0-rc3/
1613 change default phoenix 6804d 08h /or1k/tags/rel-0-3-0-rc3/
1612 major optimizations for or32 target phoenix 6804d 08h /or1k/tags/rel-0-3-0-rc3/
1610 Update ChangeLog nogj 6807d 09h /or1k/tags/rel-0-3-0-rc3/
1609 0.2.0-rc2 release nogj 6807d 10h /or1k/tags/rel-0-3-0-rc3/
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6808d 04h /or1k/tags/rel-0-3-0-rc3/
1607 Don't drop cycles from the scheduler nogj 6808d 04h /or1k/tags/rel-0-3-0-rc3/
1606 fix uninitialized reads phoenix 6808d 09h /or1k/tags/rel-0-3-0-rc3/
1605 Execute l.ff1 instruction nogj 6815d 04h /or1k/tags/rel-0-3-0-rc3/
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6815d 04h /or1k/tags/rel-0-3-0-rc3/
1603 Accept EM_OPENRISC as a valid machine nogj 6816d 09h /or1k/tags/rel-0-3-0-rc3/
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6817d 07h /or1k/tags/rel-0-3-0-rc3/
1601 fixed description of l.sfXXXi lampret 6817d 07h /or1k/tags/rel-0-3-0-rc3/
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6825d 08h /or1k/tags/rel-0-3-0-rc3/
1599 Corrected Syn Script to add MMU memories jcastillo 6825d 14h /or1k/tags/rel-0-3-0-rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.