OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] - Rev 1640

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1640 Upgrade cvs2cl.pl to version 2.59 nogj 6765d 04h /or1k/tags/rel-0-3-0-rc3/
1639 Add unified diff against gnu gcc. rezso 6768d 07h /or1k/tags/rel-0-3-0-rc3/
1638 Add unified diff against gnu binutils. rezso 6768d 07h /or1k/tags/rel-0-3-0-rc3/
1637 *** empty log message *** rezso 6768d 11h /or1k/tags/rel-0-3-0-rc3/
1636 removed useless .orig file phoenix 6772d 06h /or1k/tags/rel-0-3-0-rc3/
1635 First Import of RC20x uClinux jcastillo 6783d 09h /or1k/tags/rel-0-3-0-rc3/
1634 First Import of RC20x uClinux jcastillo 6783d 09h /or1k/tags/rel-0-3-0-rc3/
1633 First Import of RC20x uClinux jcastillo 6783d 10h /or1k/tags/rel-0-3-0-rc3/
1632 First Import of RC20x uClinux jcastillo 6783d 10h /or1k/tags/rel-0-3-0-rc3/
1631 First Import jcastillo 6783d 10h /or1k/tags/rel-0-3-0-rc3/
1630 *** empty log message *** jcastillo 6783d 10h /or1k/tags/rel-0-3-0-rc3/
1629 First Import of uClinux for RC20x board jcastillo 6783d 10h /or1k/tags/rel-0-3-0-rc3/
1628 First Import of uClinux for RC20x board jcastillo 6783d 11h /or1k/tags/rel-0-3-0-rc3/
1627 First Import of RC20x uClinux jcastillo 6783d 11h /or1k/tags/rel-0-3-0-rc3/
1626 First Import of uClinux for RC20x board jcastillo 6783d 11h /or1k/tags/rel-0-3-0-rc3/
1625 First Import of uClinux for RC20x board jcastillo 6783d 11h /or1k/tags/rel-0-3-0-rc3/
1624 First Import of uClinux for RC20x board jcastillo 6783d 11h /or1k/tags/rel-0-3-0-rc3/
1623 First Import of uClinux for RC20x board jcastillo 6783d 11h /or1k/tags/rel-0-3-0-rc3/
1622 First Import of uClinux for RC20x board jcastillo 6783d 12h /or1k/tags/rel-0-3-0-rc3/
1621 First Impot jcastillo 6783d 13h /or1k/tags/rel-0-3-0-rc3/
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6788d 08h /or1k/tags/rel-0-3-0-rc3/
1619 Fixed types in function declaration jcastillo 6788d 13h /or1k/tags/rel-0-3-0-rc3/
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6788d 20h /or1k/tags/rel-0-3-0-rc3/
1617 *** empty log message *** phoenix 6788d 20h /or1k/tags/rel-0-3-0-rc3/
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6788d 20h /or1k/tags/rel-0-3-0-rc3/
1615 *** empty log message *** phoenix 6788d 20h /or1k/tags/rel-0-3-0-rc3/
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6798d 21h /or1k/tags/rel-0-3-0-rc3/
1613 change default phoenix 6804d 06h /or1k/tags/rel-0-3-0-rc3/
1612 major optimizations for or32 target phoenix 6804d 07h /or1k/tags/rel-0-3-0-rc3/
1610 Update ChangeLog nogj 6807d 08h /or1k/tags/rel-0-3-0-rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.