OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] - Rev 1560

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1560 Fix bug of not reporting timer interrupts when one was pending and a write happens to the ttmr spr that is not clearing the interrupt pending flag nogj 6889d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1559 Make the tick interrupt work when except_handle does not return nogj 6889d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1558 Fix a bug where the scheduler stack would underrun when a job was scheduled run in negative time nogj 6889d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1557 Fix most warnings issued by gcc4 nogj 6889d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6889d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 6889d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1554 fixed l.maci encoding phoenix 6906d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1552 Update most config.guess and config.sub scripts. robertmh 6934d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1551 Remove the pcprev global nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1549 Spelling fixes nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1548 Print the useage of the -d in the help text nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1546 Only tell the user that we don't simulate a stalled cpu when it would actually
get stalled		 nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1544 Print the exit code in decimal, like with the complex execution nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1543 Try to find a symbolic name of the location where we crashed nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1542 Print stackdump to stderr instead of stdout nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1541 Print the scheduler jobs when the sched_jobs debug channel has been specified nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6950d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1539 Speed up the dmmu nogj 6951d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1538 Speed up the immu nogj 6951d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6951d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1532 Add pretty spr dumping code nogj 6954d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1531 Remove non-trigerable out-of-range checks nogj 6954d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1530 Move the checking of the debug channel into the TRACE() macro nogj 6954d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6955d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1528 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu and Girish Venkatar nogj 6956d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6956d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1526 Fix a very outdated comment nogj 6956d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.