OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] - Rev 1604

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6815d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1598 Handle ethernet addresses as an address and not as an int nogj 6827d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1597 Fix parsing the destination register nogj 6827d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1596 Fix handling of eof in the sim cli nogj 6827d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1595 Add default immu/dmmu page size nogj 6827d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1594 Fix the case of is_power2(0) nogj 6827d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6827d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1590 Added l.fl1 lampret 6829d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1589 Make -d channel be equivalent to -d +channel nogj 6833d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1588 Correct INT_MAX->INT32_MAX nogj 6833d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1586 Charles Qi
Fix memory handling on big endian machines
nogj 6838d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1585 added missing exception, fixes segfault with trap exception phoenix 6843d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1584 usability improvments phoenix 6844d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.
nogj 6853d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1579 Add missing break; statements nogj 6865d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1578 Put consecutive asm statements into one __asm__() block to prevent gcc from scheduleing other instructions between them. nogj 6865d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1577 gcc4 compile fix nogj 6865d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1576 configure updates phoenix 6865d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1571 Update ChangeLog with cvs2cl.pl -S nogj 6881d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1569 Fix segfault when parsing invalid debug options nogj 6888d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1568 Update config files nogj 6888d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1567 Hush noisy message that was making test think that the ethernet test failed nogj 6888d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1566 Make the timer test emit the correct success protocol nogj 6888d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1565 Revert previous `fix' to accept the correct return code nogj 6888d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1564 Fix internal clock handling nogj 6888d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1563 Fix sending too many interrupts in the uart nogj 6888d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1562 Remove the no-longer used --enable-impl configure option nogj 6889d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1561 Fix segfault when parsing unknown config sections nogj 6889d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1560 Fix bug of not reporting timer interrupts when one was pending and a write happens to the ttmr spr that is not clearing the interrupt pending flag nogj 6889d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
1559 Make the tick interrupt work when except_handle does not return nogj 6889d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.