OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [bpb/] - Rev 1243

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1243 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7498d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
1117 Ignore generated files for CVS purposes sfurman 7839d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
1097 Cache invalidate bug fixed. simons 7926d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
997 PRINTF should be used instead of printf; command redirection repaired markom 8027d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
970 Testbench is now running on ORP architecture platform. simons 8035d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
876 Beta release of ATA simulation rherveille 8079d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8254d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
517 some performance optimizations markom 8258d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
500 Added .cvsignore files for annoying generated files erez 8260d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
306 corrected lots of bugs markom 8315d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
264 updated cpu config section; added sim config section markom 8321d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8330d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8489d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
54 Regular maintenance. lampret 8759d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
28 Adding COFF loader. lampret 8851d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
26 Clean up. lampret 8867d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
18 or16 added, or1k renamed to or32. lampret 8869d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
13 Rebuild of the generated files. jrydberg 8930d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8930d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8931d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9057d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/bpb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.