OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] - Rev 1614

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6828d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1578 Put consecutive asm statements into one __asm__() block to prevent gcc from scheduleing other instructions between them. nogj 6895d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1568 Update config files nogj 6917d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1566 Make the timer test emit the correct success protocol nogj 6917d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1565 Revert previous `fix' to accept the correct return code nogj 6917d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1552 Update most config.guess and config.sub scripts. robertmh 6964d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1549 Spelling fixes nogj 6980d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.
nogj 6980d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1523 Bring config files up-to-date with recent changes nogj 6986d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1498 Correct a couple of tests nogj 7000d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1497 Print more verbose ouput nogj 7000d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 7029d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1446 Cosmetic fixes nogj 7076d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1424 Update the config files for the tests to the new format nogj 7076d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1422 Remove the useless include "sys/time.h" nogj 7076d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1420 Fix test to expect the correct `return code' nogj 7076d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1355 Fix dmatest testcase nogj 7125d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1272 aclocal, autoconf and automake dependency problem solved (so it doesn't do automatic update of aclocal, configure and Makefile.in files) jurem 7436d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1266 Fixed CCAS & CCASFLAGS, now works jurem 7444d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1264 CCAS added to configure.in, CCASCOMPILE changed in Makefile.in jurem 7446d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1249 Downgrading back to automake-1.4 lampret 7496d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1117 Ignore generated files for CVS purposes sfurman 7839d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7961d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1048 breakpoint can be set on labels markom 8007d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1027 PRINTF/printf mess fixed. simons 8015d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8016d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
997 PRINTF should be used instead of printf; command redirection repaired markom 8028d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
972 Interrupt suorces fixed. simons 8034d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
971 Now even keyboard test passes. simons 8035d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
970 Testbench is now running on ORP architecture platform. simons 8035d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.